AD9640 技术指标
- Resolution (Bits): 14bit
- # Chan: 2
- Sample Rate: 150MSPS
- Interface: Par
- Analog Input Type: Diff-Uni
- Ain Range: 1 V p-p,2 V p-p
- ADC Architecture: Pipelined
- Pkg Type: CSP
AD9640 应用领域
- Communications
- Diversity radio systems
- Multimode digital receivers
GSM, EDGE, WCDMA, LTE,
CDMA2000, WiMAX, TD-SCDMA
- I/Q demodulation systems
- Smart antenna systems
- General-purpose software radios
- Broadband data applications
|
AD9640 亮点
- Integrated dual 14-bit, 80/105/125/150 MSPS ADC.
- Fast overrange detect and signal monitor with serial output.
- Signal monitor block with dedicated serial output mode.
- Proprietary differential input that maintains excellent SNR performance for input frequencies up to 450 MHz.
- Operation from a single 1.8 V supply and a separate digital output driver supply to accommodate 1.8 V to 3.3 V logic families.
- A standard serial port interface that supports various product features and functions, such as data formatting (offset binary, twos complement, or gray coding), enabling the clock DCS, power-down, and voltage reference mode.
- Pin compatibility with the AD9627, AD9627-11, and the AD9600 for a simple migration from 14 bits to 12 bits, 11 bits, or 10 bits.
|
AD9640是一款双14 bit、150 MSPS的模数转换器（ADC）。AD9640用于支持要求低成本、小尺寸和多功能的通信应用。这款双ADC内核具有输出误差校正逻辑电路的多级差分管道体系结构。每颗ADC具有支持多种用户可选输入范围的宽带宽差分采样保持模拟输入放大器。集成的基准电压源可简化设计考虑因素。占空比稳定器用以补偿ADC时钟占空比的变化,使转换器保持出色的性能。AD9640具有几个可简化系统接收机中自动增益控制（AGC）功能的特性。快速检测特性允许通过输出具有极低延迟的4 bit输入电平信息快速地进行过范围检测。此外,可设置阈值检测器允许监视来自ADC具有极低延迟的4个快速检测比特的输入信号功率。如果引入信号电平超过可设置阈值,下降增益指示器将升高。由于阈值是由4 MSB÷设置,用户可以快速地减小系统增益以避免过范围情形。第二个与AGC相关地功能是信号监视器。该模块允许用户监视帮助设置增益以提高整体系统动态范围的引入信号的合成幅度。ADC的输出数据可直接通过两个外部14 bit输出端口输出。这些输出设置为1.8 V～3.3 V CMOS或1.8 V LVDS。当需要时,灵活的关断选项允许显著地节省功耗。