The SPC560Sx family represents a new generation of 32-bit microcontrollers based on the Power ArchitectureTM. These devices are targeted to address the next wave of automotive instrument cluster applications driven by significant growth in demand for color Thin Film Transistor (TFT) displays within the vehicle. The advanced and cost-efficient processor core of the family complies with the Power Architecture? embedded category, which is 100% user-mode compatible with the original PowerPC user instruction set architecture (UISA). It offers high performance processing optimized for low power consumption, operating at speeds up to 64 MHz. The family itself is fully scalable from 256 KB up to 1 MB internal flash memory. The memory capacity can be further expanded via the on-chip QuadSPI serial flash controller module. Larger memory versions with greater graphics functionality are planned for the future.
The SPC560Sx family benefits from the extensive development infrastructure for Power Architecture devices which is already well established. This includes full support from available software drivers, operating systems and configuration code to assist with users' implementations. Refer to Section 5: Developer Support” for more information. The SPC560Sx family platform has a single level of memory hierarchy supporting on-chip SRAM and flash memories. The 1 MB flash version (SPC560S60) features 160 KB of onchip graphics SRAM to buffer cost effective color TFT displays driven via the on-chip Display Control Unit (DCU). Refer to Table 2 for specific memory and feature sets of the product family members.
The SPC560Sx family of microcontrollers are designed to reduce development and production costs of TFT-based instrument cluster displays by providing a single-chip solution with the processing and storage capacity to host and execute real-time application software and drive the TFT display directly. Operating at speeds of up to 64 MHz, these devices offer high performance processing with low power consumption. Memory and storage capacity can be further expanded via the on-chip Serial Peripheral Interface (SPI) and QuadSPI peripheral modules.
The SPC560Sx platform features up to 1 MB of on-chip flash memory, up to 160 KB of onchip graphics SRAM and an on-chip Display Control Unit (DCU) designed to drive color TFT displays.
SPC560Sx devices are compatible with the existing development infrastructure of current Power Architecture? devices and are supported with software drivers, operating systems and configuration code to assist with application development. Refer to Section 5: Developer Support” for more information.
Package | Part number | |
512 Kbyte Flash | 1 Mbyte Flash | |
LQFP144 | SPC560S50L5 | SPC560S60L5 |
LQFP176 | ? | SPC560S60L7 |
LFBGA208* | ? | SPC560S60L7 |
Ordering Model | Package | RoHS Compliance Grade | Marketing Status | Core | Internal RAM Size | Timed I/Os | Number of External Interrupts | Serial Interface | Supply Voltage(Vcc) | Supply Voltage(Vcc) | Mounting | Lifecycle: Date | Packing Type |
nom | typ | min | max | ||||||||||
B | V | V | |||||||||||
SPC560S60L5B6G0R | LQFP 144 20x20x1.4 1.0 ExpadDown | Yes | Proposal | e200z0 | 48000 | 24 | 32 | 3xDSPI, 2xFlexCAN, 2xLINFlex (UART), 4xI2C | 3 | 5.5 | Surface.Mount | 08/28/2008 | - |
SPC560S60L5B6G0Y | LQFP 144 20X20X1.4 2 | Ecopack1 | Preview | e200z0 | 48000 | 24 | 32 | 3xDSPI, 2xFlexCAN, 2xLINFlex (UART), 4xI2C | 3 | 5.5 | Surface.Mount | 2009-01-26T17:09:29 | Tray |
SPC560S60L5BY | LQFP 144 20X20X1.4 2 | Ecopack2 | Preview | e200z0 | 48000 | 24 | 32 | 3xDSPI, 2xFlexCAN, 2xLINFlex (UART), 4xI2C | 3 | 5.5 | Surface.Mount | 2008-02-12T07:54:40 | Tray |