首页 > TI 德州仪器 > 逻辑 > 门电路

SN74LV32A 四路 2 输入正或门

These quadruple 2-input positive-OR gates are designed for 2-V to 5.5-V VCC operation.

The ’LV32A devices perform the Boolean function Y = A + B or Y = (A\ o B\)\ in positive logic.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

SN74LV32A
Rating Catalog
Technology Family LV
SN74LV32A 特性
SN74LV32A 芯片订购指南
器件 状态 温度 价格 封装 | 引脚 封装数量 | 封装载体 丝印标记
SN74LV32AD ACTIVE 0 to 70 0.32 | 1ku SOIC (D) | 14 50 | TUBE  
SN74LV32ADE4 ACTIVE 0 to 70 0.32 | 1ku SOIC (D) | 14 50 | TUBE  
SN74LV32ADG4 ACTIVE 0 to 70 0.32 | 1ku SOIC (D) | 14 50 | TUBE  
SN74LV32ADR ACTIVE 0 to 70 0.26 | 1ku SOIC (D) | 14 2500 | LARGE T&R  
SN74LV32ADRE4 ACTIVE 0 to 70 0.26 | 1ku SOIC (D) | 14 2500 | LARGE T&R  
SN74LV32ADRG4 ACTIVE 0 to 70 0.26 | 1ku SOIC (D) | 14 2500 | LARGE T&R  
SN74LV32AN ACTIVE 0 to 70 0.28 | 1ku PDIP (N) | 14 25 | TUBE  
SN74LV32ANE4 ACTIVE 0 to 70 0.28 | 1ku PDIP (N) | 14 25 | TUBE  
SN74LV32A 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
SN74LV32AD Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74LV32AD SN74LV32AD
SN74LV32ADE4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74LV32ADE4 SN74LV32ADE4
SN74LV32ADG4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74LV32ADG4 SN74LV32ADG4
SN74LV32ADR Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74LV32ADR SN74LV32ADR
SN74LV32ADRE4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74LV32ADRE4 SN74LV32ADRE4
SN74LV32ADRG4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74LV32ADRG4 SN74LV32ADRG4
SN74LV32AN Pb-Free (RoHS) CU NIPDAU N/A for Pkg Type SN74LV32AN SN74LV32AN
SN74LV32ANE4 Pb-Free (RoHS) CU NIPDAU N/A for Pkg Type SN74LV32ANE4 SN74LV32ANE4
SN74LV32A 应用技术支持与电子电路设计开发资源下载
  1. SN74LV32A 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器门电路产品选型与价格 . xls
  3. Logic Guide 2009 (PDF 4263 KB)
  4. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  5. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
  6. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
  7. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
  8. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
  9. Designing With Logic (PDF 186 KB)
  10. Live Insertion (PDF 150 KB)
  11. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
  12. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
  13. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  14. LOGIC Pocket Data Book (PDF 6001 KB)
  15. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  16. Logic Cross-Reference (PDF 2938 KB)