CD4046B CMOS 微功耗锁相环
              
CD4046B CMOS Micropower Phase-Locked Loop (PLL) consists of a low-power,   linear voltage-controlled oscillator (VCO) and two different phase comparators   having a common signal-input amplifier and a common comparator input. A 5.2-V   zener diode is provided for supply regulation if necessary.
              The CD4046B types are supplied in 16-lead hermetic dual-in-line ceramic   packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead   small-outline packages (NSR suffix), and 16-lead thin shrink small-outline   packages (PW and PWR suffixes).
              
                
                   | 
                  CD4046B | 
                
                
                  | Voltage Nodes(V) | 
                  5, 10, 15   | 
                
                
                  | Rating | 
                  Catalog   | 
                
                
                  | Technology Family | 
                  CD4000 | 
                
              
              CD4046B 特性
              
              
                - Very low power consumption:
                     
                  70 uW (typ.) at VCO fo = 10   kHz, VDD = 5 V   
                
 - Operating frequency range up to 1.4 MHz (typ.) at VDD = 10 V, RI   = 5 k
                 - Low frequency drift: 0.04%/°C (typ.) at VDD = 10 V   
                
 - Choice of two phase comparators:
                  
                      - Exclusive-OR network (I)   
                      
 - Edge-controlled memory network with phase-pulse output for lock indication   (II)
 
                  
                 - High VCO linearity: <1% (typ.) at VDD = 10 V   
                
 - VCO inhibit control for ON-OFF keying and ultra-low standby power   consumption   
                
 - Source-follower output of VCO control input (Demod. output)   
                
 - Zener diode to assist supply regulation   
                
 - Standardized, symmetrical output characteristics   
                
 - 100% tested for quiescent current at 20 V   
                
 - 5-V, 10-V, and 15-V parametric ratings   
                
 - Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard   Specifications for Description of 'B' Series CMOS Devices"   
                
 - Applications
                  
                      - FM demodulator and modulator   
                      
 - Frequency synthesis and multiplication   
                      
 - Frequency discriminator   
                      
 - Data synchronization   
                      
 - Voltage-to-frequency conversion
 
                  
                 
              
              CD4046B 芯片订购指南
              
                
                  | 器件 | 
                  状态 | 
                  温度 | 
                  价格(美元) | 
                  封装 | 引脚 | 
                  封装数量 | 封装载体 | 
                  丝印标记 | 
                
                
                  | CD4046BE | 
                  ACTIVE | 
                  -55 to 125 | 
                  0.35 | 1ku | 
                  PDIP (N) |   16 | 
                  25 | TUBE | 
                    | 
                
                
                  | CD4046BEE4 | 
                  ACTIVE | 
                  -55 to 125 | 
                  0.35 | 1ku | 
                  PDIP (N) |   16 | 
                  25 | TUBE | 
                    | 
                
                
                  | CD4046BNSR | 
                  ACTIVE | 
                  -55 to 125 | 
                  0.34 | 1ku | 
                  SO (NS) |   16 | 
                  2000 | LARGE T&R | 
                    | 
                
                
                  | CD4046BNSRE4 | 
                  ACTIVE | 
                  -55 to 125 | 
                  0.34 | 1ku | 
                  SO (NS) |   16 | 
                  2000 | LARGE T&R | 
                    | 
                
                
                  | CD4046BNSRG4 | 
                  ACTIVE | 
                  -55 to 125 | 
                  0.34 | 1ku | 
                  SO (NS) |   16 | 
                  2000 | LARGE T&R | 
                    | 
                
              
              CD4046B 质量与无铅数据
              
                
                  | 器件 | 
                  环保计划* | 
                  铅/焊球涂层 | 
                  MSL 等级/回流焊峰 | 
                  环保信息与无铅 (Pb-free) | 
                  DPPM / MTBF / FIT 率 | 
                
                
                  | CD4046BE | 
                  Pb-Free (RoHS)  | 
                  CU NIPDAU  | 
                  N/A for Pkg Type | 
                  CD4046BE | 
                  CD4046BE | 
                
                
                  | CD4046BEE4 | 
                  Pb-Free (RoHS)  | 
                  CU NIPDAU  | 
                  N/A for Pkg Type | 
                  CD4046BEE4 | 
                  CD4046BEE4 | 
                
                
                  | CD4046BNSR | 
                  Green (RoHS & no Sb/Br)  | 
                  CU NIPDAU  | 
                  Level-1-260C-UNLIM | 
                  CD4046BNSR | 
                  CD4046BNSR | 
                
                
                  | CD4046BNSRE4 | 
                  Green (RoHS & no Sb/Br)  | 
                  CU NIPDAU  | 
                  Level-1-260C-UNLIM | 
                  CD4046BNSRE4 | 
                  CD4046BNSRE4 | 
                
                
                  | CD4046BNSRG4 | 
                  Green (RoHS & no Sb/Br)  | 
                  CU NIPDAU  | 
                  Level-1-260C-UNLIM | 
                  CD4046BNSRG4 | 
                  CD4046BNSRG4 | 
                
              
              CD4046B 应用技术支持与电子电路设计开发资源下载
              - CD4046B 数据资料   dataSheet 下载.PDF 
 
                - TI 德州仪器特殊逻辑产品选型与价格 . xls 
 
                - Shelf-Life Evaluation of Lead-Free Component Finishes  (PDF  1305 KB)
 
                - Understanding and Interpreting Standard-Logic Data Sheets  (PDF  857 KB)
 
                - TI IBIS File Creation, Validation, and Distribution Processes  (PDF  380 KB)
 
                - Implications of Slow or Floating CMOS Inputs  (PDF  101 KB)
 
                - CMOS Power Consumption and CPD Calculation  (PDF  89 KB)
 
                - Designing With Logic  (PDF  186 KB)
 
                - Live Insertion  (PDF  150 KB)
 
                - Input and Output Characteristics of Digital Integrated Circuits  (PDF  1708 KB)
 
                - Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc  (PDF  43 KB) 
 
                - HiRel Unitrode Power Management Brochure  (PDF  206 KB)
 
                - LOGIC Pocket Data Book  (PDF  6001 KB)
 
                - HiRel Unitrode Power Management Brochure  (PDF  206 KB)
 
                - Logic Cross-Reference (PDF  2938 KB)