首页 > TI 德州仪器 > 逻辑 > 触发器/锁存器/寄存器

SN74LVTH32374-EP 具有三态输出的增强型产品 3.3V Abt 32 位边沿 D 类触发器

The SN74LVTH32374 is a 32-bit edge-triggered D-type flip-flop designed for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as four 8-bit flip-flops, two 16-bit flip-flops, or one 32-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly

SN74LVTH32374-EP
Voltage Nodes(V) 3.3, 2.7
Vcc range(V) 2.7 to 3.6
Input Level
Output Level
Output Drive(mA)
No. of Outputs
No. of Bits 32
Static Current
th(ns)
tpd max(ns)
tsu(ns)
Logic
Technology Family LVT
Rating HiRel Enhanced Product
SN74LVTH32374-EP 特性
SN74LVTH32374-EP 芯片订购指南
器件 状态 温度 价格(美元) 封装 | 引脚 封装数量 | 封装载体 丝印标记
CLVTH32374IGKEREP ACTIVE -40 to 85 3.46 | 1ku LFBGA (GKE) | 96 1000 | LARGE T&R  
V62/04722-01XA ACTIVE -40 to 85 3.46 | 1ku LFBGA (GKE) | 96 1000 | LARGE T&R  
SN74LVTH32374-EP 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
CLVTH32374IGKEREP Green (RoHS & no Sb/Br) SNAGCU Level-3-260C-168 HR CLVTH32374IGKEREP CLVTH32374IGKEREP
V62/04722-01XA TBD SNPB Level-2-235C-1 YEAR V62/04722-01XA V62/04722-01XA
SN74LVTH32374-EP 应用技术支持与电子电路设计开发资源下载
  1. SN74LVTH32374-EP 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器触发器/锁存器/寄存器产品选型与价格 . xls
  3. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  4. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
  5. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
  6. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
  7. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
  8. Designing With Logic (PDF 186 KB)
  9. Live Insertion (PDF 150 KB)
  10. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
  11. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
  12. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  13. LOGIC Pocket Data Book (PDF 6001 KB)
  14. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  15. Logic Cross-Reference (PDF 2938 KB)