SN74LVCH16374A 具有三态输出的 16 位边沿 D 类触发器

This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCC operation.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The SN74LVCH16374A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down

	SN74LVCH16374A
Voltage Nodes(V)	3.3, 2.7, 2.5, 1.8
Vcc range(V)	2.0 to 3.6
Input Level	TTL/CMOS
Output Level	LVTTL
Output Drive(mA)	-24/24
No. of Outputs	16
th(ns)	1.5
tpd max(ns)	7.5
tsu(ns)	2
Logic	True
Technology Family	LVC
Rating	Catalog

SN74LVCH16374A 特性

Member of the Texas Instruments WidebusTM Family
Operates From 1.65 V to 3.6 V
Inputs Accept Voltages to 5.5 V
Max tpd of 4.5 ns at 3.3 V
Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
Ioff Supports Partial-Power-Down Mode Operation
Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.3-V VCC)
Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
Latch-Up Performance Exceeds 250 mA Per JESD 17
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 1000-V Charged-Device Model (C101)

SN74LVCH16374A 芯片订购指南

器件	状态	温度	价格（美元）	封装 \| 引脚	封装数量 \| 封装载体	丝印标记
74LVCH16374ADGGRG4	ACTIVE	-40 to 85	0.85 \| 1ku	TSSOP (DGG) \| 48	2000 \| LARGE T&R
74LVCH16374ADGVRE4	ACTIVE	-40 to 85	0.85 \| 1ku	TVSOP (DGV) \| 48	2000 \| LARGE T&R
74LVCH16374ADGVRG4	ACTIVE	-40 to 85	0.85 \| 1ku	TVSOP (DGV) \| 48	2000 \| LARGE T&R
74LVCH16374ADLG4	ACTIVE	-40 to 85	1.10 \| 1ku	SSOP (DL) \| 48	25 \| TUBE
74LVCH16374ADLRG4	ACTIVE	-40 to 85	0.95 \| 1ku	SSOP (DL) \| 48	1000 \| LARGE T&R
SN74LVCH16374ADGGR	ACTIVE	-40 to 85	0.85 \| 1ku	TSSOP (DGG) \| 48	2000 \| LARGE T&R
SN74LVCH16374ADGVR	ACTIVE	-40 to 85	0.85 \| 1ku	TVSOP (DGV) \| 48	2000 \| LARGE T&R
SN74LVCH16374ADL	ACTIVE	-40 to 85	1.10 \| 1ku	SSOP (DL) \| 48	25 \| TUBE
SN74LVCH16374ADLR	ACTIVE	-40 to 85	0.95 \| 1ku	SSOP (DL) \| 48	1000 \| LARGE T&R
SN74LVCH16374AGQLR	NRND	-40 to 85	1.25 \| 1ku	BGA MICROSTAR JUNIOR (GQL) \| 56	1000 \| LARGE T&R
SN74LVCH16374AZQLR	ACTIVE	-40 to 85	1.25 \| 1ku	BGA MICROSTAR JUNIOR (ZQL) \| 56	1000 \| LARGE T&R

SN74LVCH16374A 质量与无铅数据

器件	环保计划*	铅/焊球涂层	MSL 等级/回流焊峰	环保信息与无铅 (Pb-free)	DPPM / MTBF / FIT 率
74LVCH16374ADGGRG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	74LVCH16374ADGGRG4	74LVCH16374ADGGRG4
74LVCH16374ADGVRE4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	74LVCH16374ADGVRE4	74LVCH16374ADGVRE4
74LVCH16374ADGVRG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	74LVCH16374ADGVRG4	74LVCH16374ADGVRG4
74LVCH16374ADLG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	74LVCH16374ADLG4	74LVCH16374ADLG4
74LVCH16374ADLRG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	74LVCH16374ADLRG4	74LVCH16374ADLRG4
SN74LVCH16374ADGGR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74LVCH16374ADGGR	SN74LVCH16374ADGGR
SN74LVCH16374ADGVR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74LVCH16374ADGVR	SN74LVCH16374ADGVR
SN74LVCH16374ADL	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74LVCH16374ADL	SN74LVCH16374ADL
SN74LVCH16374ADLR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74LVCH16374ADLR	SN74LVCH16374ADLR
SN74LVCH16374AGQLR	TBD	SNPB	Level-1-240C-UNLIM	SN74LVCH16374AGQLR	SN74LVCH16374AGQLR
SN74LVCH16374AZQLR	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	SN74LVCH16374AZQLR	SN74LVCH16374AZQLR

SN74LVCH16374A 应用技术支持与电子电路设计开发资源下载

SN74LVCH16374A 数据资料 dataSheet 下载.PDF
TI 德州仪器触发器/锁存器/寄存器产品选型与价格 . xls
Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
CMOS Power Consumption and CPD Calculation (PDF 89 KB)
Designing With Logic (PDF 186 KB)
Live Insertion (PDF 150 KB)
Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
HiRel Unitrode Power Management Brochure (PDF 206 KB)
LOGIC Pocket Data Book (PDF 6001 KB)
HiRel Unitrode Power Management Brochure (PDF 206 KB)
Logic Cross-Reference (PDF 2938 KB)