首页 > TI 德州仪器 > 逻辑 > 电压电平转换

SN74LVCC4245A-EP 具有可配置输出电压和三态输出的增强型产品八路双电源总线收发器

The SN74LVCC4245A is an 8-bit (octal) noninverting bus transceiver that uses two separate power-supply rails. The A port (VCCA) is dedicated to accepting a 5-V supply level, and the configurable B port, which is designed to track VCCB, accepts voltages from 3 V to 5 V. This allows for translation from a 3.3-V to a 5-V environment and vice versa.

The SN74LVCC4245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses effectively are isolated. The control circuitry (DIR, OE) is powered by VCCA

SN74LVCC4245A-EP
Voltage Nodes(V) 5, 3.3
Technology Family LVC
Pin/Package 24TSSOP
Operating Temperature Range(°C) -55 to 125
Rating HiRel Enhanced Product
SN74LVCC4245A-EP 特性
SN74LVCC4245A-EP 芯片订购指南
器件 状态 温度 价格(美元) 封装 | 引脚 封装数量 | 封装载体 丝印标记
CLVCC4245AMPWREP ACTIVE -55 to 125 3.15 | 100u TSSOP (PW) | 24 2000 | LARGE T&R  
CLVCC4245AMPWREPG4 ACTIVE -55 to 125 3.15 | 100u TSSOP (PW) | 24 2000 | LARGE T&R  
V62/06658-01XE ACTIVE -55 to 125 3.15 | 100u TSSOP (PW) | 24 2000 | LARGE T&R  
SN74LVCC4245A-EP 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
CLVCC4245AMPWREP Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CLVCC4245AMPWREP CLVCC4245AMPWREP
CLVCC4245AMPWREPG4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CLVCC4245AMPWREPG4 CLVCC4245AMPWREPG4
V62/06658-01XE Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM V62/06658-01XE V62/06658-01XE
SN74LVCC4245A-EP 应用技术支持与电子电路设计开发资源下载
  1. SN74LVCC4245A-EP 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器电压电平转换产品选型与价格 . xls
  3. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  4. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
  5. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
  6. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
  7. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
  8. Designing With Logic (PDF 186 KB)
  9. Live Insertion (PDF 150 KB)
  10. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
  11. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
  12. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  13. LOGIC Pocket Data Book (PDF 6001 KB)
  14. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  15. Logic Cross-Reference (PDF 2938 KB)