SN74LV393A 双路 4 位二进制计数器
The ’LV393A devices contain eight flip-flops and additional gating to implement two individual 4-bit counters in a single package. These devices are designed for 2-V to 5.5-V VCC operation.
These devices comprise two independent 4-bit binary counters, each having a clear (CLR) and a clock (CLK)\ input. These devices change state on the negative-going transition of the CLK\ pulse. N-bit binary counters can be implemented with each package, providing the capability of divide by 256. The ’LV393A devices have parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system timing signals.
These devices are fully specified for partial-power-down applications using Ioff.
| SN74LV393A | |
| Rating | Catalog |
| Technology Family | LV-A |
SN74LV393A 特性
- 2-V to 5.5-V VCC Operation
- Max tpd of 10 ns at 5 V
- Typical VOLP (Output Ground Bounce)
<0.8 V at VCC = 3.3 V, TA = 25°C - Typical VOHV (Output VOH Undershoot)
>2.3 V at VCC = 3.3 V, TA = 25°C - Ioff Supports Partial-Power-Down-Mode Operation
- Dual 4-Bit Binary Counters With Individual Clocks
- Direct Clear for Each 4-Bit Counter
- Can Significantly Improve System Densities by Reducing Counter Package Count by 50 Percent
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
SN74LV393A 芯片订购指南
| 器件 | 状态 | 温度 | 价格 | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
| SN74LV393AD | ACTIVE | 0 to 70 | 0.40 | 1ku | SOIC (D) | 14 | 40 | TUBE | |
| SN74LV393ADE4 | ACTIVE | 0 to 70 | 0.40 | 1ku | SOIC (D) | 14 | 40 | TUBE | |
| SN74LV393ADG4 | ACTIVE | 0 to 70 | 0.40 | 1ku | SOIC (D) | 14 | 40 | TUBE | |
| SN74LV393ADR | ACTIVE | 0 to 70 | 0.33 | 1ku | SOIC (D) | 14 | 2500 | LARGE T&R | |
| SN74LV393ADRE4 | ACTIVE | 0 to 70 | 0.33 | 1ku | SOIC (D) | 14 | 2500 | LARGE T&R | |
| SN74LV393ADRG4 | ACTIVE | 0 to 70 | 0.33 | 1ku | SOIC (D) | 14 | 2500 | LARGE T&R | |
| SN74LV393AN | ACTIVE | 0 to 70 | 0.35 | 1ku | PDIP (N) | 14 | 25 | TUBE | |
| SN74LV393ANE4 | ACTIVE | 0 to 70 | 0.35 | 1ku | PDIP (N) | 14 | 25 | TUBE |
SN74LV393A 质量与无铅数据
| 器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
| SN74LV393AD | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74LV393AD | SN74LV393AD |
| SN74LV393ADE4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74LV393ADE4 | SN74LV393ADE4 |
| SN74LV393ADG4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74LV393ADG4 | SN74LV393ADG4 |
| SN74LV393ADR | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74LV393ADR | SN74LV393ADR |
| SN74LV393ADRE4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74LV393ADRE4 | SN74LV393ADRE4 |
| SN74LV393ADRG4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74LV393ADRG4 | SN74LV393ADRG4 |
| SN74LV393AN | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type | SN74LV393AN | SN74LV393AN |
| SN74LV393ANE4 | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type | SN74LV393ANE4 | SN74LV393ANE4 |
SN74LV393A 应用技术支持与电子电路设计开发资源下载
- SN74LV393A 数据资料 dataSheet 下载.PDF
- TI 德州仪器MSI 功能产品选型与价格 . xls
- Logic Guide 2009 (PDF 4263 KB)
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)