SN74LV165A 并联负载 8 位移位寄存器
The ’LV165A devices are parallel-load, 8-bit shift registers designed for 2-V to 5.5-V VCC operation.
When the devices are clocked, data is shifted toward the serial output QH. Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/LD) input. The ’LV165A devices feature a clock-inhibit function and a complemented serial output, QH.
Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high
| SN74LV165A | |
| Technology Family | LV-A |
| Rating | Catalog |
SN74LV165A 特性
- 2-V to 5.5-V VCC Operation
- Max tpd of 10.5 ns at 5 V
- Support Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
SN74LV165A 芯片订购指南
| 器件 | 状态 | 温度 | 价格 | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
| SN74LV165AD | ACTIVE | 0 to 70 | 49.90 | 1ku | SOIC (DW) | 16 | 40 | TUBE | |
| SN74LV165ADE4 | ACTIVE | 0 to 70 | 49.90 | 1ku | SOIC (DW) | 16 | 40 | TUBE | |
| SN74LV165ADG4 | ACTIVE | 0 to 70 | 49.90 | 1ku | SOIC (DW) | 16 | 40 | TUBE | |
| SN74LV165AN | ACTIVE | 0 to 70 | 54.90 | 1ku | PDIP (N) | 16 | 15 | TUBE | |
| SN74LV165ANE4 | ACTIVE | 0 to 70 | 54.90 | 1ku | PDIP (N) | 16 | 15 | TUBE |
SN74LV165A 质量与无铅数据
| 器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
| SN74LV165AD | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74LV165AD | SN74LV165AD |
| SN74LV165ADE4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74LV165ADE4 | SN74LV165ADE4 |
| SN74LV165ADG4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74LV165ADG4 | SN74LV165ADG4 |
| SN74LV165AN | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type | SN74LV165AN | SN74LV165AN |
| SN74LV165ANE4 | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type | SN74LV165ANE4 | SN74LV165ANE4 |
SN74LV165A 应用技术支持与电子电路设计开发资源下载
- SN74LV165A 数据资料 dataSheet 下载.PDF
- TI 德州仪器触发器/锁存器/寄存器产品选型与价格 . xls
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)