首页 > TI 德州仪器 > 逻辑 > 触发器/锁存器/寄存器

SN74LV164A 8 位并行输出串行移位寄存器

TThe ’LV164A devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V VCC operation.

These devices feature AND-gated serial (A and B) inputs and an asynchronous clear (CLR)\ input. The gated serial inputs permit complete control over incoming data, as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

SN74LV164A
Technology Family LV-A
Rating Catalog
SN74LV164A 特性
SN74LV164A 芯片订购指南
器件 状态 温度 价格 封装 | 引脚 封装数量 | 封装载体 丝印标记
SN74LV164AD ACTIVE 0 to 70 49.90 | 1ku SOIC (D) | 14 25 | TUBE  
SN74LV164ADE4 ACTIVE 0 to 70 49.90 | 1ku SOIC (D) | 14 25 | TUBE  
SN74LV164ADG4 ACTIVE 0 to 70 49.90 | 1ku SOIC (D) | 14 25 | TUBE  
SN74LV164AN ACTIVE 0 to 70 54.90 | 1ku PDIP (N) | 14 15 | TUBE  
SN74LV164ANE4 ACTIVE 0 to 70 54.90 | 1ku PDIP (N) | 14 15 | TUBE  
SN74LV164A 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
SN74LV164AD Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74LV164AD SN74LV164AD
SN74LV164ADE4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74LV164ADE4 SN74LV164ADE4
SN74LV164ADG4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74LV164ADG4 SN74LV164ADG4
SN74LV164AN Pb-Free (RoHS) CU NIPDAU N/A for Pkg Type SN74LV164AN SN74LV164AN
SN74LV164ANE4 Pb-Free (RoHS) CU NIPDAU N/A for Pkg Type SN74LV164ANE4 SN74LV164ANE4
SN74LV164A 应用技术支持与电子电路设计开发资源下载
  1. SN74LV164A 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器触发器/锁存器/寄存器产品选型与价格 . xls
  3. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  4. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
  5. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
  6. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
  7. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
  8. Designing With Logic (PDF 186 KB)
  9. Live Insertion (PDF 150 KB)
  10. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
  11. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
  12. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  13. LOGIC Pocket Data Book (PDF 6001 KB)
  14. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  15. Logic Cross-Reference (PDF 2938 KB)