SN74HC112 具有清零和预设功能的双路 J-K 下降沿触发器

The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE)\ or clear (CLR)\ inputs sets or resets the outputs, regardless of the levels of the other inputs. When (PRE)\ and (CLR)\ are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the CLK pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops perform as toggle flip-flops by tying J and K high.

	SN74HC112
Voltage Nodes(V)	6, 5, 2
Technology Family	HC
Rating	Catalog

SN74HC112 特性

• Wide Operating Voltage Range of 2 V to 6 V
• Outputs Can Drive Up To 10 LSTTL Loads
• Low Power Consumption, 40-uA Max ICC
• Typical tpd = 13 ns
• ±4-mA Output Drive at 5 V
• Low Input Current of 1 uA Max

SN74HC112 芯片订购指南

器件	状态	温度	价格	封装 | 引脚	封装数量 | 封装载体	丝印标记
SN74HC112D	ACTIVE	0 to 70	0.90 | 1ku	SOIC (D) | 16	40 | TUBE	HC112
SN74HC112DE4	ACTIVE	0 to 70	0.90 | 1ku	SOIC (D) | 16	40 | TUBE	HC112
SN74HC112DG4	ACTIVE	0 to 70	0.90 | 1ku	SOIC (D) | 16	40 | TUBE	HC112
SN74HC112DR	ACTIVE	0 to 70	0.75 | 1ku	SOIC (D) | 16	2500 | LARGE T&R	HC112
SN74HC112DRE4	ACTIVE	0 to 70	0.75 | 1ku	SOIC (D) | 16	2500 | LARGE T&R	HC112
SN74HC112DRG4	ACTIVE	0 to 70	0.75 | 1ku	SOIC (D) | 16	2500 | LARGE T&R	HC112
SN74HC112N	ACTIVE	0 to 70	0.85 | 1ku	PDIP (N) | 16	25 | TUBE	SN74HC112N
SN74HC112N3	OBSOLETE	0 to 70		PDIP (N) | 16
SN74HC112NE4	ACTIVE	0 to 70	0.85 | 1ku	PDIP (N) | 16	25 | TUBE	SN74HC112N
SN74HC112NSR	ACTIVE	0 to 70	0.85 | 1ku	SO (NS) | 16	2000 | LARGE T&R	HC112
SN74HC112NSRE4	ACTIVE	0 to 70	0.85 | 1ku	SO (NS) | 16	2000 | LARGE T&R	HC112
SN74HC112NSRG4	ACTIVE	0 to 70	0.85 | 1ku	SO (NS) | 16	2000 | LARGE T&R	HC112

SN74HC112 质量与无铅数据

器件	环保计划*	铅/焊球涂层	MSL 等级/回流焊峰	环保信息与无铅 (Pb-free)	DPPM / MTBF / FIT 率
SN74HC112D	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74HC112D	SN74HC112D
SN74HC112DE4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74HC112DE4	SN74HC112DE4
SN74HC112DG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74HC112DG4	SN74HC112DG4
SN74HC112DR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74HC112DR	SN74HC112DR
SN74HC112DRE4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74HC112DRE4	SN74HC112DRE4
SN74HC112DRG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74HC112DRG4	SN74HC112DRG4
SN74HC112N	Pb-Free (RoHS)	CU NIPDAU	N/A for Pkg Type	SN74HC112N	SN74HC112N
SN74HC112NE4	Pb-Free (RoHS)	CU NIPDAU	N/A for Pkg Type	SN74HC112NE4	SN74HC112NE4
SN74HC112NSR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74HC112NSR	SN74HC112NSR
SN74HC112NSRE4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	SN74HC112NSRE4	SN74HC112NSRE4

SN74HC112 应用技术支持与电子电路设计开发资源下载

1. SN74HC112 数据资料 dataSheet 下载.PDF
2. TI 德州仪器触发器/锁存器/寄存器产品选型与价格 . xls
3. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
4. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
5. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
6. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
7. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
8. Designing With Logic (PDF 186 KB)
9. Live Insertion (PDF 150 KB)
10. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
11. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
12. HiRel Unitrode Power Management Brochure (PDF 206 KB)
13. LOGIC Pocket Data Book (PDF 6001 KB)
14. HiRel Unitrode Power Management Brochure (PDF 206 KB)
15. Logic Cross-Reference (PDF 2938 KB)