首页 > TI 德州仪器 > 逻辑 > 通用总线功能

SN74ALVCHG162282 具有三态输出的 18 位至 36 位寄存总线交换器

The SN74ALVCHG162282 is an 18-bit to 36-bit registered bus exchanger. This device is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3-V) VCC operation.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input. For data transfer in the B-to-A direction, the select (SEL\) input selects 1B or 2B data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output-enable (OE\) and direction-control (DIR) input

SN74ALVCHG162282
Voltage Nodes(V) 3.3, 2.7, 2.5, 1.8
Rating Catalog
Technology Family ALVC
SN74ALVCHG162282 特性
SN74ALVCHG162282 芯片订购指南
器件 状态 温度 价格(美元) 封装 | 引脚 封装数量 | 封装载体 丝印标记
74ALVCHG162282GRE4 ACTIVE -40 to 85 9.90 | 1ku TSSOP (DBB) | 80 2000 | LARGE T&R  
74ALVCHG162282GRG4 ACTIVE -40 to 85 9.90 | 1ku TSSOP (DBB) | 80 2000 | LARGE T&R  
SN74ALVCHG162282GR ACTIVE -40 to 85 9.90 | 1ku TSSOP (DBB) | 80 2000 | LARGE T&R  
SN74ALVCHG162282 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
74ALVCHG162282GRE4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 74ALVCHG162282GRE4 74ALVCHG162282GRE4
74ALVCHG162282GRG4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 74ALVCHG162282GRG4 74ALVCHG162282GRG4
SN74ALVCHG162282GR Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ALVCHG162282GR SN74ALVCHG162282GR
SN74ALVCHG162282 应用技术支持与电子电路设计开发资源下载
  1. SN74ALVCHG162282 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器通用总线功能产品选型与价格 . xls
  3. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  4. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
  5. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
  6. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
  7. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
  8. Designing With Logic (PDF 186 KB)
  9. Live Insertion (PDF 150 KB)
  10. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
  11. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
  12. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  13. LOGIC Pocket Data Book (PDF 6001 KB)
  14. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  15. Logic Cross-Reference (PDF 2938 KB)