首页 > TI 德州仪器 > 逻辑 > 特殊逻辑

SN74ABT8646 具有八路总线收发器和寄存器的扫描测试设备

The ’ABT8646 and scan test devices with octal bus transceivers and registers are members of the Texas Instruments SCOPETM testability integrated-circuit family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

In the normal mode, these devices are functionally equivalent to the ’F646 and ’ABT646 octal bus transceivers and registers. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in normal mode does not affect the functional operation of the SCOPETM octal bus transceivers and registers

SN74ABT8646
Voltage Nodes(V) 5
Vcc range(V) 4.5 to 5.5
Input Level TTL
Logic True
No. of Outputs 8
Output Drive(mA) -32/64
tpd max(ns) 5.5
Output Level TTL
Static Current 20
Rating Catalog
Technology Family ABT
SN74ABT8646 特性
SN74ABT8646 芯片订购指南
器件 状态 温度 价格(美元) 封装 | 引脚 封装数量 | 封装载体 丝印标记
SN74ABT8646DW ACTIVE -40 to 85 5.65 | 1ku SOIC (DW) | 28 25 | TUBE  
SN74ABT8646DWE4 ACTIVE -40 to 85 5.65 | 1ku SOIC (DW) | 28 25 | TUBE  
SN74ABT8646DWG4 ACTIVE -40 to 85 5.65 | 1ku SOIC (DW) | 28 25 | TUBE  
SN74ABT8646 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
SN74ABT8646DW Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ABT8646DW SN74ABT8646DW
SN74ABT8646DWE4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ABT8646DWE4 SN74ABT8646DWE4
SN74ABT8646DWG4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SN74ABT8646DWG4 SN74ABT8646DWG4
SN74ABT8646 应用技术支持与电子电路设计开发资源下载
  1. SN74ABT8646 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器特殊逻辑产品选型与价格 . xls
  3. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  4. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
  5. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
  6. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
  7. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
  8. Designing With Logic (PDF 186 KB)
  9. Live Insertion (PDF 150 KB)
  10. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
  11. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
  12. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  13. LOGIC Pocket Data Book (PDF 6001 KB)
  14. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  15. Logic Cross-Reference (PDF 2938 KB)