These monolithic circuits are synchronous reversible (up/down) counters having a complexity of 55 equivalent gates. The '192 and 'LS192 circuits are BCD counters and the '193 and 'LS193 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple-clock) counters.
The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is high
SN54LS193-SP | |
Rating | Space |
Technology Family | LS |
器件 | 状态 | 温度 | 价格 | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
JM38510/31508SEA | ACTIVE | -55 to 125 | 200.18 | 1ku | CDIP (J) | 16 | 1 | TUBE | |
JM38510/31508SFA | ACTIVE | -55 to 125 | 142.98 | 1ku | CFP (W) | 16 | 1 | TUBE |
器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
JM38510/31508SEA | TBD | A42 | N/A for Pkg Type | JM38510/31508SEA | JM38510/31508SEA |
JM38510/31508SFA | TBD | A42 | N/A for Pkg Type | JM38510/31508SFA | JM38510/31508SFA |