These 8-bit universal shift/storage registers feature multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) inputs and two output-enable (OE1\, OE2\) inputs can be used to choose the modes of operation listed in the function table.
Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in the high-impedance state and permits data applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs asynchronously when the clear (CLR\) input is low. Taking either OE1\ or OE2\ high disables the outputs, but has no effect on clearing, shifting, or storing data
SN54ALS299 | |
Technology Family | ALS |
Rating | Military |
器件 | 状态 | 温度 | 价格 | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
SN54ALS299J | ACTIVE | -55 to 125 | 16.23 | 1ku | CDIP (J) | 20 | 1 | TUBE | |
SNJ54ALS299FK | ACTIVE | -55 to 125 | 17.37 | 1ku | LCCC (FK) | 20 | 1 | TUBE | |
SNJ54ALS299J | ACTIVE | -55 to 125 | 23.81 | 1ku | CDIP (J) | 20 | 1 | TUBE | |
SNJ54ALS299W | ACTIVE | -55 to 125 | 16.23 | 1ku | CFP (W) | 20 | 1 | TUBE |
器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
SN54ALS299J | TBD | A42 | N/A for Pkg Type | SN54ALS299J | SN54ALS299J |
SNJ54ALS299FK | TBD | POST-PLATE | N/A for Pkg Type | SNJ54ALS299FK | SNJ54ALS299FK |
SNJ54ALS299J | TBD | A42 | N/A for Pkg Type | SNJ54ALS299J | SNJ54ALS299J |
SNJ54ALS299W | TBD | Call TI | N/A for Pkg Type | SNJ54ALS299W | SNJ54ALS299W |