SN54ABT573 具有三态输出的八路透明 D 类锁存器

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the SN54ABT573 and SN74ABT573A are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly

	SN54ABT573
Voltage Nodes(V)	5
Rating	Military

SN54ABT573 特性

• Typical VOLP (Output Ground Bounce)
  <1 V at VCC = 5 V, TA = 25°C
• High-Drive Outputs (–32-mA IOH, 64-mA IOL)
• Ioff Supports Partial-Power-Down Mode Operation
• Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD 17
• ESD Protection Exceeds JESD 22
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)

SN54ABT573 芯片订购指南

器件	状态	温度	价格（美元）	封装 | 引脚	封装数量 | 封装载体	丝印标记
SNJ54ABT373FK	ACTIVE	-55 to 125	9.75 | 1ku	LCCC (FK) | 20	1 | TUBE
SNJ54ABT373J	ACTIVE	-55 to 125	5.95 | 1ku	CDIP (J) | 20	1 | TUBE
SNJ54ABT373W	ACTIVE	-55 to 125	9.75 | 1ku	CFP (W) | 20	1 | TUBE

SN54ABT573 质量与无铅数据

器件	环保计划*	铅/焊球涂层	MSL 等级/回流焊峰	环保信息与无铅 (Pb-free)	DPPM / MTBF / FIT 率
SNJ54ABT373FK	TBD	POST-PLATE	N/A for Pkg Type	SNJ54ABT373FK	SNJ54ABT373FK
SNJ54ABT373J	TBD	A42	N/A for Pkg Type	SNJ54ABT373J	SNJ54ABT373J
SNJ54ABT373W	TBD	Call TI	N/A for Pkg Type	SNJ54ABT373W	SNJ54ABT373W

SN54ABT573 应用技术支持与电子电路设计开发资源下载

1. SN54ABT573 数据资料 dataSheet 下载.PDF
2. TI 德州仪器触发器/锁存器/寄存器产品选型与价格 . xls
3. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
4. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
5. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
6. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
7. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
8. Designing With Logic (PDF 186 KB)
9. Live Insertion (PDF 150 KB)
10. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
11. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
12. HiRel Unitrode Power Management Brochure (PDF 206 KB)
13. LOGIC Pocket Data Book (PDF 6001 KB)
14. HiRel Unitrode Power Management Brochure (PDF 206 KB)
15. Logic Cross-Reference (PDF 2938 KB)