CD74HCT221 具有复位功能的高速 CMOS 逻辑双路单稳多频振荡器
The ’HC221 and CD74HCT221 are dual monostable multivibrators with reset. An external resistor (RX) and an external capacitor (CX) control the timing and the accuracy for the circuit. Adjustment of RX and CX provides a wide range of output pulse widths from the Q and Q\ terminals. Pulse triggering on the B input occurs at a particular voltage level and is not related to the rise and fall time of the trigger pulse.
Once triggered, the outputs are independent of further trigger inputs on A\ and B. The output pulse can be terminated by a LOW level on the Reset (R)\ pin. Trailing Edge triggering (A)\ and leading-edge-triggering (B) inputs are provided for triggering from either edge of the input pulse. On power up, the IC is reset
CD74HCT221 特性
- Overriding RESET Terminates Output Pulse
- Triggering from the Leading or Trailing Edge
- Q and Q\ Buffered Outputs
- Separate Resets
- Wide Range of Output-Pulse Widths
- Schmitt Trigger on B Inputs
- Fanout (Over Temperature Range)
- Standard Outputs . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . . –55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il
1uA at VOL, VOH
CD74HCT221 芯片订购指南
| 器件 |
状态 |
温度 |
价格（美元） |
封装 | 引脚 |
封装数量 | 封装载体 |
丝印标记 |
| CD74HCT221E |
ACTIVE |
-55 to 125 |
0.29 | 1ku |
PDIP (N) | 16 |
25 | TUBE |
|
| CD74HCT221EE4 |
ACTIVE |
-55 to 125 |
0.29 | 1ku |
PDIP (N) | 16 |
25 | TUBE |
|
| CD74HCT221M |
ACTIVE |
-55 to 125 |
0.32 | 1ku |
SOIC (D) | 16 |
40 | TUBE |
|
| CD74HCT221M96 |
ACTIVE |
-55 to 125 |
0.26 | 1ku |
SOIC (D) | 16 |
2500 | LARGE T&R |
|
| CD74HCT221M96E4 |
ACTIVE |
-55 to 125 |
0.26 | 1ku |
SOIC (D) | 16 |
2500 | LARGE T&R |
|
| CD74HCT221M96G4 |
ACTIVE |
-55 to 125 |
0.26 | 1ku |
SOIC (D) | 16 |
2500 | LARGE T&R |
|
| CD74HCT221ME4 |
ACTIVE |
-55 to 125 |
0.32 | 1ku |
SOIC (D) | 16 |
40 | TUBE |
|
| CD74HCT221MG4 |
ACTIVE |
-55 to 125 |
0.32 | 1ku |
SOIC (D) | 16 |
40 | TUBE |
|
| CD74HCT221MT |
ACTIVE |
-55 to 125 |
0.26 | 1ku |
SOIC (D) | 16 |
250 | SMALL T&R |
|
| CD74HCT221MTE4 |
ACTIVE |
-55 to 125 |
0.26 | 1ku |
SOIC (D) | 16 |
250 | SMALL T&R |
|
| CD74HCT221MTG4 |
ACTIVE |
-55 to 125 |
0.26 | 1ku |
SOIC (D) | 16 |
250 | SMALL T&R |
|
CD74HCT221 质量与无铅数据
| 器件 |
环保计划* |
铅/焊球涂层 |
MSL 等级/回流焊峰 |
环保信息与无铅 (Pb-free) |
DPPM / MTBF / FIT 率 |
| CD74HCT221E |
Pb-Free (RoHS) |
CU NIPDAU |
N/A for Pkg Type |
CD74HCT221E |
CD74HCT221E |
| CD74HCT221EE4 |
Pb-Free (RoHS) |
CU NIPDAU |
N/A for Pkg Type |
CD74HCT221EE4 |
CD74HCT221EE4 |
| CD74HCT221M |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT221M |
CD74HCT221M |
| CD74HCT221M96 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT221M96 |
CD74HCT221M96 |
| CD74HCT221M96E4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT221M96E4 |
CD74HCT221M96E4 |
| CD74HCT221M96G4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT221M96G4 |
CD74HCT221M96G4 |
| CD74HCT221ME4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT221ME4 |
CD74HCT221ME4 |
| CD74HCT221MG4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT221MG4 |
CD74HCT221MG4 |
| CD74HCT221MT |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT221MT |
CD74HCT221MT |
| CD74HCT221MTE4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT221MTE4 |
CD74HCT221MTE4 |
| CD74HCT221MTG4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT221MTG4 |
CD74HCT221MTG4 |
CD74HCT221 应用技术支持与电子电路设计开发资源下载
- CD74HCT221 数据资料 dataSheet 下载.PDF
- TI 德州仪器特殊逻辑产品选型与价格 . xls
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)