CD74HCT174 具有复位功能的高速 CMOS 逻辑六路 D 类触发器
The ’HC174 and ’HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR\ input, when low, sets all outputs to a low state.
Each output can drive ten low power Schottky TTL equivalent loads. The ’HCT174 is functional as well as, pin compatible to the ’LS174
CD74HCT174 特性
- Buffered Positive Edge Triggered Clock
- Asynchronous Common Reset
- Fanout (Over Temperature Range)
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il
1uA at VOL, VOH
CD74HCT174 芯片订购指南
| 器件 |
状态 |
温度 |
价格（美元） |
封装 | 引脚 |
封装数量 | 封装载体 |
丝印标记 |
| CD74HCT174E |
ACTIVE |
-55 to 125 |
0.55 | 1ku |
PDIP (N) | 16 |
25 | TUBE |
|
| CD74HCT174EE4 |
ACTIVE |
-55 to 125 |
0.55 | 1ku |
PDIP (N) | 16 |
25 | TUBE |
|
| CD74HCT174M |
ACTIVE |
-55 to 125 |
0.48 | 1ku |
SOIC (DW) | 16 |
40 | TUBE |
|
| CD74HCT174M96 |
ACTIVE |
-55 to 125 |
0.40 | 1ku |
SOIC (DW) | 16 |
2500 | LARGE T&R |
|
| CD74HCT174M96E4 |
ACTIVE |
-55 to 125 |
0.40 | 1ku |
SOIC (DW) | 16 |
2500 | LARGE T&R |
|
| CD74HCT174M96G4 |
ACTIVE |
-55 to 125 |
0.40 | 1ku |
SOIC (DW) | 16 |
2500 | LARGE T&R |
|
| CD74HCT174ME4 |
ACTIVE |
-55 to 125 |
0.48 | 1ku |
SOIC (DW) | 16 |
40 | TUBE |
|
| CD74HCT174MG4 |
ACTIVE |
-55 to 125 |
0.48 | 1ku |
SOIC (DW) | 16 |
40 | TUBE |
|
CD74HCT174 质量与无铅数据
| 器件 |
环保计划* |
铅/焊球涂层 |
MSL 等级/回流焊峰 |
环保信息与无铅 (Pb-free) |
DPPM / MTBF / FIT 率 |
| CD74HCT174E |
Pb-Free (RoHS) |
CU NIPDAU |
N/A for Pkg Type |
CD74HCT174E |
CD74HCT174E |
| CD74HCT174EE4 |
Pb-Free (RoHS) |
CU NIPDAU |
N/A for Pkg Type |
CD74HCT174EE4 |
CD74HCT174EE4 |
| CD74HCT174M |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT174M |
CD74HCT174M |
| CD74HCT174M96 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT174M96 |
CD74HCT174M96 |
| CD74HCT174M96E4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT174M96E4 |
CD74HCT174M96E4 |
| CD74HCT174M96G4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT174M96G4 |
CD74HCT174M96G4 |
| CD74HCT174ME4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT174ME4 |
CD74HCT174ME4 |
| CD74HCT174MG4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HCT174MG4 |
CD74HCT174MG4 |
CD74HCT174 应用技术支持与电子电路设计开发资源下载
- CD74HCT174 数据资料 dataSheet 下载.PDF
- TI 德州仪器触发器/锁存器/寄存器产品选型与价格 . xls
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)