CD74HC93 高速 CMOS 逻辑 4 位二进制纹波计数器
The CD74HC93 and CD74HCT93 are high-speed silicon-gate CMOS devices and are pin-compatible with low power Schottky TTL (LSTTL). These 4-bit binary ripple counters consist of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate clock input (CP0\ and CP1\) to initiate state changes of the counter on the HIGH to LOW clock transition. State changes of the Qn outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.
A gated AND asynchronous master reset (MR1 and MR2 is provided which overrides both clocks and resets (clears) all flip-flops
|
CD74HC93 |
| Rating |
Catalog |
| Technology Family |
HC |
CD74HC93 特性
- Can Be Configured to Divide By 2, 8, and 16
- Asynchronous Master Reset
- Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . . –55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il
1uA at VOL , VOH
CD74HC93 芯片订购指南
| 器件 |
状态 |
温度 |
价格 |
封装 | 引脚 |
封装数量 | 封装载体 |
丝印标记 |
| CD74HC93E |
ACTIVE |
-55 to 125 |
0.39 | 1ku |
PDIP (N) | 14 |
25 | TUBE |
|
| CD74HC93EE4 |
ACTIVE |
-55 to 125 |
0.39 | 1ku |
PDIP (N) | 14 |
25 | TUBE |
|
| CD74HC93M |
ACTIVE |
-55 to 125 |
0.42 | 1ku |
SOIC (D) | 14 |
40 | TUBE |
|
| CD74HC93M96 |
ACTIVE |
-55 to 125 |
0.35 | 1ku |
SOIC (D) | 14 |
2500 | LARGE T&R |
|
| CD74HC93M96E4 |
ACTIVE |
-55 to 125 |
0.35 | 1ku |
SOIC (D) | 14 |
2500 | LARGE T&R |
|
| CD74HC93M96G4 |
ACTIVE |
-55 to 125 |
0.35 | 1ku |
SOIC (D) | 14 |
2500 | LARGE T&R |
|
| CD74HC93ME4 |
ACTIVE |
-55 to 125 |
0.42 | 1ku |
SOIC (D) | 14 |
40 | TUBE |
|
| CD74HC93MG4 |
ACTIVE |
-55 to 125 |
0.42 | 1ku |
SOIC (D) | 14 |
40 | TUBE |
|
CD74HC93 质量与无铅数据
| 器件 |
环保计划* |
铅/焊球涂层 |
MSL 等级/回流焊峰 |
环保信息与无铅 (Pb-free) |
DPPM / MTBF / FIT 率 |
| CD74HC93E |
Pb-Free (RoHS) |
CU NIPDAU |
N/A for Pkg Type |
CD74HC93E |
CD74HC93E |
| CD74HC93EE4 |
Pb-Free (RoHS) |
CU NIPDAU |
N/A for Pkg Type |
CD74HC93EE4 |
CD74HC93EE4 |
| CD74HC93M |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC93M |
CD74HC93M |
| CD74HC93M96 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC93M96 |
CD74HC93M96 |
| CD74HC93M96E4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC93M96E4 |
CD74HC93M96E4 |
| CD74HC93M96G4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC93M96G4 |
CD74HC93M96G4 |
| CD74HC93ME4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC93ME4 |
CD74HC93ME4 |
| CD74HC93MG4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC93MG4 |
CD74HC93MG4 |
CD74HC93 应用技术支持与电子电路设计开发资源下载
- CD74HC93 数据资料 dataSheet 下载.PDF
- TI 德州仪器MSI 功能产品选型与价格 . xls
- Logic Guide 2009 (PDF 4263 KB)
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)