CD74HC40103 高速 CMOS 逻辑 8 级同步减计数器
The ’HC40103 and CD74HCT40103 are manufactured with high speed silicon gate technology and consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The 40103 contains a single 8-bit binary counter. Each has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the TC\ output are active-low logic.
In normal operation, the counter is decremented by one count on each positive transition of the CLOCK (CP). Counting is inhibited when the TE\ input is high. The TC\ output goes low when the count reaches zero if the TE\ input is low, and remains low for one full clock period
CD74HC40103 特性
- Synchronous or Asynchronous Preset
- Cascadable in Synchronous or Ripple Mode
- Fanout (Over Temperature Range)
- Standard Outputs . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . . –55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il
1uA at VOL, VOH
CD74HC40103 芯片订购指南
| 器件 |
状态 |
温度 |
价格 |
封装 | 引脚 |
封装数量 | 封装载体 |
丝印标记 |
| CD74HC40103E |
ACTIVE |
-55 to 125 |
0.39 | 1ku |
PDIP (N) | 16 |
25 | TUBE |
|
| CD74HC40103EE4 |
ACTIVE |
-55 to 125 |
0.39 | 1ku |
PDIP (N) | 16 |
25 | TUBE |
|
| CD74HC40103M |
ACTIVE |
-55 to 125 |
0.42 | 1ku |
SOIC (DW) | 16 |
40 | TUBE |
|
| CD74HC40103M96 |
ACTIVE |
-55 to 125 |
0.35 | 1ku |
SOIC (DW) | 16 |
2500 | LARGE T&R |
|
| CD74HC40103M96E4 |
ACTIVE |
-55 to 125 |
0.35 | 1ku |
SOIC (DW) | 16 |
2500 | LARGE T&R |
|
| CD74HC40103M96G4 |
ACTIVE |
-55 to 125 |
0.35 | 1ku |
SOIC (DW) | 16 |
2500 | LARGE T&R |
|
| CD74HC40103ME4 |
ACTIVE |
-55 to 125 |
0.42 | 1ku |
SOIC (DW) | 16 |
40 | TUBE |
|
| CD74HC40103MG4 |
ACTIVE |
-55 to 125 |
0.42 | 1ku |
SOIC (DW) | 16 |
40 | TUBE |
|
CD74HC40103 质量与无铅数据
| 器件 |
环保计划* |
铅/焊球涂层 |
MSL 等级/回流焊峰 |
环保信息与无铅 (Pb-free) |
DPPM / MTBF / FIT 率 |
| CD74HC40103E |
Pb-Free (RoHS) |
CU NIPDAU |
N/A for Pkg Type |
CD74HC40103E |
CD74HC40103E |
| CD74HC40103EE4 |
Pb-Free (RoHS) |
CU NIPDAU |
N/A for Pkg Type |
CD74HC40103EE4 |
CD74HC40103EE4 |
| CD74HC40103M |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC40103M |
CD74HC40103M |
| CD74HC40103M96 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC40103M96 |
CD74HC40103M96 |
| CD74HC40103M96E4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC40103M96E4 |
CD74HC40103M96E4 |
| CD74HC40103M96G4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC40103M96G4 |
CD74HC40103M96G4 |
| CD74HC40103ME4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC40103ME4 |
CD74HC40103ME4 |
| CD74HC40103MG4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD74HC40103MG4 |
CD74HC40103MG4 |
CD74HC40103 应用技术支持与电子电路设计开发资源下载
- CD74HC40103 数据资料 dataSheet 下载.PDF
- TI 德州仪器MSI 功能产品选型与价格 . xls
- Logic Guide 2009 (PDF 4263 KB)
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)