CD4504B-EP CMOS 四路低向高电压位转换器（20V 额定电压）

CD4504B hex voltage level-shifter consists of six circuits which shift input signals from the VCC logic level to the VDD logic level. To shift TTL signals to CMOS logic levels, the SELECT input is at the VCC HIGH logic state. When the SELECT input is at a LOW logic state, each circuit translates signals from one CMOS level to another.

	CD4504B-EP
Input Level	TTL/CMOS
No. of Outputs	6
Pin/Package	16TSSOP
Operating Temperature Range(°C)	-55 to 125
Rating	HiRel Enhanced Product

CD4504B-EP 特性

• Independence of Power-Supply Sequence Considerations – VCC Can Exceed VDD; Input Signals Can Exceed Both VCC and VDD
• Up and Down Level-Shifting Capability
• Shiftable Input Threshold for Either CMOS or TTL Compatibility
• Standardized Symmetrical Output Characteristics
• 100% Tested for Quiescent Current at 20 V
• Maximum Input Current of 1 uA at 18 V Over Full Package-Temperature Range: 100 nA at 18 V and 25°C
• 5 V, 10 V, and 15 V Parametric Ratings
• Meets All Requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
• SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS
  • Controlled Baseline
  • One Assembly/Test Site
  • One Fabrication Site
  • Available in Military (–55°C/125°C) Temperature Range(1)
  • Extended Product Life Cycle
  • Extended Product-Change Notification
  • Product Traceability

CD4504B-EP 芯片订购指南

器件	状态	温度	价格（美元）	封装 | 引脚	封装数量 | 封装载体	丝印标记
CD4504BMPWREP	ACTIVE	-55 to 125	1.80 | 100u	TSSOP (PW) | 16	2000 | LARGE T&R
V62/09606-01XE	ACTIVE	-55 to 125	1.80 | 100u	TSSOP (PW) | 16	2000 | LARGE T&R

CD4504B-EP 质量与无铅数据

器件	环保计划*	铅/焊球涂层	MSL 等级/回流焊峰	环保信息与无铅 (Pb-free)	DPPM / MTBF / FIT 率
CD4504BMPWREP	Pb-Free (RoHS)	CU NIPDAU	N/A for Pkg Type	CD4504BMPWREP	CD4504BMPWREP
V62/09606-01XE	Pb-Free (RoHS)	CU NIPDAU	N/A for Pkg Type	V62/09606-01XE	V62/09606-01XE

CD4504B-EP 应用技术支持与电子电路设计开发资源下载

1. CD4504B-EP 数据资料 dataSheet 下载.PDF
2. TI 德州仪器电压电平转换产品选型与价格 . xls
3. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
4. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
5. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
6. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
7. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
8. Designing With Logic (PDF 186 KB)
9. Live Insertion (PDF 150 KB)
10. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
11. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
12. HiRel Unitrode Power Management Brochure (PDF 206 KB)
13. LOGIC Pocket Data Book (PDF 6001 KB)
14. HiRel Unitrode Power Management Brochure (PDF 206 KB)
15. Logic Cross-Reference (PDF 2938 KB)