首页 > TI 德州仪器 > 逻辑 > MSI 功能

CD4033B 具有解码 7 段显示输出和显示启用的 CMOS 十进制计数器/除法器

CD4026B and CD4033B each consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving one stage in a numerical display.

These devices are particularly advantageous in display applications where low power dissipation and /or low package count are important.

Inputs common to both types are CLOCK, RESET, & CLOCK INHIBIT; common outputs are CARRY OUT and the seven decoded outputs (a, b, c, d, e, f, g). Additional inputs and outputs for the CD4033B include DISPLAY ENABLE input and DISPLAY ENABLE and UNGATED "C-SEGMENT" outputs. Signals peculiar to the CD4033B are RIPPLE-BLANKING INPUT AND LAMP TEST INPUT and a RIPPLE-BLANKING OUTPUT

CD4033B
Voltage Nodes(V) 5, 10, 15
Rating Catalog
Technology Family CD4000
CD4033B 特性
CD4033B 芯片订购指南
器件 状态 温度 价格 封装 | 引脚 封装数量 | 封装载体 丝印标记
CD4033BE ACTIVE -55 to 125 0.33 | 1ku PDIP (N) | 16 25 | TUBE  
CD4033BEE4 ACTIVE -55 to 125 0.33 | 1ku PDIP (N) | 16 25 | TUBE  
CD4033BPW ACTIVE -55 to 125 0.34 | 1ku TSSOP (PW) | 16 90 | TUBE  
CD4033BPWE4 ACTIVE -55 to 125 0.34 | 1ku TSSOP (PW) | 16 90 | TUBE  
CD4033BPWG4 ACTIVE -55 to 125 0.34 | 1ku TSSOP (PW) | 16 90 | TUBE  
CD4033B 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
CD4033BE Pb-Free (RoHS) CU NIPDAU N/A for Pkg Type CD4033BE CD4033BE
CD4033BEE4 Pb-Free (RoHS) CU NIPDAU N/A for Pkg Type CD4033BEE4 CD4033BEE4
CD4033BPW Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4033BPW CD4033BPW
CD4033BPWE4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4033BPWE4 CD4033BPWE4
CD4033BPWG4 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4033BPWG4 CD4033BPWG4
CD4033B 应用技术支持与电子电路设计开发资源下载
  1. CD4033B 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器MSI 功能产品选型与价格 . xls
  3. Logic Guide 2009 (PDF 4263 KB)
  4. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  5. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
  6. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
  7. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
  8. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
  9. Designing With Logic (PDF 186 KB)
  10. Live Insertion (PDF 150 KB)
  11. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
  12. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
  13. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  14. LOGIC Pocket Data Book (PDF 6001 KB)
  15. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  16. Logic Cross-Reference (PDF 2938 KB)