首页 > ON 安森美 > 标准逻辑

逻辑门

AND - NAND - OR - NOR - XOR - XNOR
安森美半导体提供AND、NAND、OR、NOR、XOR和XNOR门,涵盖多种CMOS和双极逻辑系列。(48)

1   2   3   4   5   6   下一页Excel 文档格式 逻辑门Excel 文档格式选型指南
Product 数据手册DataSheet 下载 Pb-free Description Type VCC Min (V) VCC Max (V) TPD Max (ns) Channels IO Max (mA) Package Price
NLU2G04AMX1TCG NLU2G04AMX1TCG Y Dual Inverter OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 ULLGA6 1.45x1.0, 0.50P
NLU2G04BMX1TCG NLU2G04BMX1TCG Y Dual Inverter OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 ULLGA6 1.2x1.0, 0.40P
NLU2G04CMX1TCG NLU2G04CMX1TCG Y Dual Inverter OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 ULLGA6 1.0x1.0, 0.35P
NLU2G04MUTCG NLU2G04MUTCG Y Dual Inverter OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 6 Pin UDFN, 1.2 x 1.0, 0.4P
NLU2G06AMX1TCG NLU2G06AMX1TCG Y Dual Inverter with Open Drain Output OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 ULLGA6 1.45x1.0, 0.50P
NLU2G06BMX1TCG NLU2G06BMX1TCG Y Dual Inverter with Open Drain Output OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 ULLGA6 1.2x1.0, 0.40P
NLU2G06CMX1TCG NLU2G06CMX1TCG Y Dual Inverter with Open Drain Output OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 ULLGA6 1.0x1.0, 0.35P
NLU2G06MUTCG NLU2G06MUTCG Y Dual Inverter with Open Drain Output OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 6 Pin UDFN, 1.2 x 1.0, 0.4P
NLU2G07AMX1TCG NLU2G07AMX1TCG Y Dual Non-Inverting Buffer with Open Drain Output Buffer 1.65 5.5 5.5 2 8 ULLGA6 1.45x1.0, 0.50P
NLU2G07BMX1TCG NLU2G07BMX1TCG Y Dual Non-Inverting Buffer with Open Drain Output Buffer 1.65 5.5 5.5 2 8 ULLGA6 1.2x1.0, 0.40P
NLU2G07CMX1TCG NLU2G07CMX1TCG Y Dual Non-Inverting Buffer with Open Drain Output Buffer 1.65 5.5 5.5 2 8 ULLGA6 1.0x1.0, 0.35P
NLU2G07MUTCG NLU2G07MUTCG Y Dual Non-Inverting Buffer with Open Drain Output Buffer 1.65 5.5 5.5 2 8 6 Pin UDFN, 1.2 x 1.0, 0.4P
NLU2G14AMX1TCG NLU2G14AMX1TCG Y Dual Schmitt-Trigger Inverter OR-AND/OR-AND INV 1.65 5.5 8.6 2 8 ULLGA6 1.45x1.0, 0.50P
NLU2G14BMX1TCG NLU2G14BMX1TCG Y Dual Schmitt-Trigger Inverter OR-AND/OR-AND INV 1.65 5.5 8.6 2 8 ULLGA6 1.2x1.0, 0.40P
NLU2G14CMX1TCG NLU2G14CMX1TCG Y Dual Schmitt-Trigger Inverter OR-AND/OR-AND INV 1.65 5.5 8.6 2 8 ULLGA6 1.0x1.0, 0.35P
NLU2G14MUTCG NLU2G14MUTCG Y Dual Schmitt-Trigger Inverter OR-AND/OR-AND INV 1.65 5.5 8.6 2 8 6 Pin UDFN, 1.2 x 1.0, 0.4P
NLU2G16AMX1TCG NLU2G16AMX1TCG Y Dual Buffer Buffer 1.65 5.5 5.5 2 8 ULLGA6 1.45x1.0, 0.50P
NLU2G16BMX1TCG NLU2G16BMX1TCG Y Dual Buffer Buffer 1.65 5.5 5.5 2 8 ULLGA6 1.2x1.0, 0.40P
NLU2G16CMX1TCG NLU2G16CMX1TCG Y Dual Buffer Buffer 1.65 5.5 5.5 2 8 ULLGA6 1.0x1.0, 0.35P
NLU2G16MUTCG NLU2G16MUTCG Y Dual Buffer Buffer 1.65 5.5 5.5 2 8 6 Pin UDFN, 1.2 x 1.0, 0.4P
NLU2G17AMX1TCG NLU2G17AMX1TCG Y Dual Schmitt-Trigger Buffer Buffer 1.65 5.5 8.6 2 8 ULLGA6 1.45x1.0, 0.50P
NLU2G17BMX1TCG NLU2G17BMX1TCG Y Dual Schmitt-Trigger Buffer Buffer 1.65 5.5 8.6 2 8 ULLGA6 1.2x1.0, 0.40P
NLU2G17CMX1TCG NLU2G17CMX1TCG Y Dual Schmitt-Trigger Buffer Buffer 1.65 5.5 8.6 2 8 ULLGA6 1.0x1.0, 0.35P
NLU2G17MUTCG NLU2G17MUTCG Y Dual Schmitt-Trigger Buffer Buffer 1.65 5.5 8.6 2 8 6 Pin UDFN, 1.2 x 1.0, 0.4P
NLU2GU04AMX1TCG NLU2GU04AMX1TCG Y Dual Unbuffered Inverter OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 ULLGA6 1.45x1.0, 0.50P
NLU2GU04BMX1TCG NLU2GU04BMX1TCG Y Dual Unbuffered Inverter OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 ULLGA6 1.2x1.0, 0.40P
NLU2GU04CMX1TCG NLU2GU04CMX1TCG Y Dual Unbuffered Inverter OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 ULLGA6 1.0x1.0, 0.35P
NLU2GU04MUTCG NLU2GU04MUTCG Y Dual Unbuffered Inverter OR-AND/OR-AND INV 1.65 5.5 5.5 2 8 6 Pin UDFN, 1.2 x 1.0, 0.4P
NLU3G14AMX1TCG NLU3G14AMX1TCG Y Triple Schmitt-Trigger Inverter OR-AND/OR-AND INV 1.65 5.5 8.6 3 8 ULLGA8 1.95x1.0, 0.5P
NLU3G14BMX1TCG NLU3G14BMX1TCG Y Triple Schmitt-Trigger Inverter OR-AND/OR-AND INV 1.65 5.5 8.6 3 8 ULLGA8 1.6x1.0, 0.40P
NLU3G14CMX1TCG NLU3G14CMX1TCG Y Triple Schmitt-Trigger Inverter OR-AND/OR-AND INV 1.65 5.5 8.6 3 8 ULLGA8 1.45x1.0, 0.35P
NLU3G14MUTAG NLU3G14MUTAG Y Triple Schmitt-Trigger Inverter OR-AND/OR-AND INV 1.65 5.5 8.6 3 8 UDFN8 1.8x1.2, 0.4P
NLU3G16AMX1TCG NLU3G16AMX1TCG Y Triple Buffer Buffer 1.65 5.5 5.5 3 8 ULLGA8 1.95x1.0, 0.5P
NLU3G16BMX1TCG NLU3G16BMX1TCG Y Triple Buffer Buffer 1.65 5.5 5.5 3 8 ULLGA8 1.6x1.0, 0.40P
NLU3G16CMX1TCG NLU3G16CMX1TCG Y Triple Buffer Buffer 1.65 5.5 5.5 3 8 ULLGA8 1.45x1.0, 0.35P
NLU3G16MUTAG NLU3G16MUTAG Y Triple Buffer Buffer 1.65 5.5 5.5 3 8 UDFN8 1.8x1.2, 0.4P
NLU3G17AMX1TCG NLU3G17AMX1TCG Y Triple Non-Inverting Schmitt-Trigger Buffer Buffer 1.65 5.5 8.6 3 8 ULLGA8 1.95x1.0, 0.5P
NLU3G17BMX1TCG NLU3G17BMX1TCG Y Triple Non-Inverting Schmitt-Trigger Buffer Buffer 1.65 5.5 8.6 3 8 ULLGA8 1.6x1.0, 0.40P
NLU3G17CMX1TCG NLU3G17CMX1TCG Y Triple Non-Inverting Schmitt-Trigger Buffer Buffer 1.65 5.5 8.6 3 8 ULLGA8 1.45x1.0, 0.35P
NLU3G17MUTAG NLU3G17MUTAG Y Triple Non Inverting Schmitt Trigger Buffer Buffer 1.65 5.5 8.6 3 8 UDFN8 1.8x1.2, 0.4P
NLX1G57AMX1TCG NLX1G57AMX1TCG Y 1.65 to 5.5V Flexible Logic MiniGate with 24 mA Output Drive Arithmetic Logic Unit 1.65 5.5 5.1 1 24 ULLGA6 1.45x1.0, 0.50P $0.0733
NLX1G57CMX1TCG NLX1G57CMX1TCG Y 1.65 to 5.5V Flexible Logic MiniGate with 24 mA Output Drive Arithmetic Logic Unit 1.65 5.5 5.1 1 24 ULLGA6 1.0x1.0, 0.35P $0.088
NLX1G58AMX1TCG NLX1G58AMX1TCG Y Flexible Choice Logic (9 Functions), Inverting Arithmetic Logic Unit 1.65 5.5 5.1 1 24 ULLGA6 1.45x1.0, 0.50P $0.0733
NLX1G58CMX1TCG NLX1G58CMX1TCG Y Flexible Choice Logic (9 Functions), Inverting Arithmetic Logic Unit 1.65 5.5 5.1 1 24 ULLGA6 1.0x1.0, 0.35P $0.088
NLX1G97AMX1TCG NLX1G97AMX1TCG Y Flexible Choice Logic (9 Functions) Arithmetic Logic Unit 1.65 5.5 6.3 1 24 ULLGA6 1.45x1.0, 0.50P $0.0733
NLX1G97CMX1TCG NLX1G97CMX1TCG Y Flexible Choice Logic (9 Functions) Arithmetic Logic Unit 1.65 5.5 6.3 1 24 ULLGA6 1.0x1.0, 0.35P $0.088
NLX1G98AMX1TCG NLX1G98AMX1TCG Y Flexible Choice Logic (9 Functions), Inverting Arithmetic Logic Unit 1.65 5.5 5.1 1 24 ULLGA6 1.45x1.0, 0.50P $0.0733
NLX1G98CMX1TCG NLX1G98CMX1TCG Y Flexible Choice Logic (9 Functions), Inverting Arithmetic Logic Unit 1.65 5.5 5.1 1 24 ULLGA6 1.0x1.0, 0.35P $0.088