| VIN (min) (V) | 5 |
| VIN (max) (V) | 12 |
| VOUT (min) (V) | 0 |
| VOUT (max) (V) | 2 |
| IOUT (max) (A) | 120 |
The ISL6324A dual PWM controller delivers high efficiency and tight regulation from two synchronous buck DC/DC converters. The ISL6324A supports hybrid power control of AMD processors which operate from either a 6-bit parallel VID interface (PVI) or a serial VID interface (SVI). The dual output ISL6324A features a multi-phase controller to support uniplane VDD core voltage and a single phase controller to power the Northbridge (VDDNB) in SVI mode. Only the multi-phase controller is active in PVI mode to support uniplane VDD only processors.
A precision uniplane core voltage regulation system is provided by a 2-to-4-phase PWM voltage regulator (VR) controller. The integration of two power MOSFET drivers, adding flexibility in layout, reduce the number of external components in the multiphase section. A single phase PWM controller with integrated driver provides a second precision voltage regulation system for the North Bridge portion of the processor. This monolithic, dual controller with integrated driver solution provides a cost and space saving power management solution.
For applications which benefit from load line programming to reduce bulk output capacitors, the ISL6324A features output voltage droop. The multi-phase portion also includes advanced control loop features for optimal transient response to load application and removal. One of these features is highly accurate, fully differential, continuous DCR current sensing for load line programming and channel current balance. Dual edge modulation is another unique feature, allowing for quicker initial response to high di/dt load transients.
The ISL6324A supports Power Savings Mode by dropping phases when the PSI_L bit is set. The number of phases that the ISL6324A will drop to is programmable through an I2C interface. The number of PWM cycles between both dropping phases when entering Power Savings Mode and adding phases when exiting Power Savings Mode is also programmable through the I2C interface.
The ISL6324A I2C interface also allows independent programmable output voltage offset for both the Core and North Bridge regulators. The I2C interface can also be used to set the PGOOD and OVP trip levels for both regulators as well.
| 芯片型号 | 产品状态 | 温度范围 | 封装尺寸图 | 潮湿敏感度等级MSL | 美元价格US $ |
| ISL6324ACRZ | 量产 | 民用级 | 48 Ld QFN | 3 | 2.78 |
| ISL6324ACRZ-T | 量产 | 民用级 | 48 Ld QFN T+R | 3 | 2.78 |
| ISL6324AIRZ | 量产 | 工业级 | 48 Ld QFN | 3 | 3.56 |
| ISL6324AIRZ-T | 量产 | 工业级 | 48 Ld QFN T+R | 3 | 3.56 |