AT89LP4052 带有4K系统内可编程Flash存储器

Flash (Kbytes)	4
ISP	SPI
RAM (Bytes)	256
F.max (MHz)	20
Vcc (V)	2.4-5.5
I/O Pins	15
UART	1
16-bit Timers	2
Watchdog	Yes
SPI	Yes
Pb-Free Packages	SOIC (300mil) 20  TSSOP 20  PDIP 20

AT89LP4052 概述

The AT89LP2052/LP4052 is a low-power, high-performance CMOS 8-bit microcontroller with 2/4K bytes of In-System Programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard MCS-51 instruction set. The AT89LP2052/LP4052 is built around an enhanced CPU core that can fetch a single byte from memory every clock cycle. In the classic 8051 architecture, each fetch required 6 clock cycles, forcing instructions to execute in 12, 24 or 48 clock cycles. In the AT89LP2052/LP4052 CPU, instructions need only 1 to 4 clock cycles providing 6 to 12 times more throughput than the standard 8051. Seventy percent of instructions need only as many clock cycles as they have bytes to execute, and most of the remaining instructions require only one additional clock. The enhanced CPU core is capable of 20 MIPS throughput whereas the classic 8051 CPU can deliver only 4 MIPS at the same current consumption. Conversely, at the same throughput as the classic 8051, the new CPU core runs at a much lower speed and thereby greatly reduces power consumption.

• 4K version: AT89LP4052
• 2K version: AT89LP2052

The two timer/counters in the AT89LP2052/LP4052 are enhanced with two new modes. Mode 0 can be configured as a variable 9- to 16-bit timer/counter and Mode 1 can be configured as a 16-bit auto-reload timer/counter. In addition both timer/counters may be configured as 8-bit Pulse Width Modulators with 8-bit prescalers. The I/O ports of the AT89LP2052/LP4052 can be independently configured in one of four operating modes. In quasi-bidirectional mode, the ports operate as in the classic 8051. In input mode, the ports are tri-stated. Push-pull output mode provides full CMOS drivers and open-drain mode provides just a pull-down.

AT89LP4052 特性

• Compatible with MCS®51 Products
• 20 MIPS Throughput at 20 MHz Clock Frequency and 2.4V, 85°C Operating Conditions
• Single Clock Cycle per Byte Fetch
• 2/4K Bytes of In-System Programmable (ISP) Flash Memory
  – Serial Interface for Program Downloading
  – 32-byte Fast Page Programming Mode
  – 32-byte User Signature Array
• 2.4V to 5.5V VCC Operating Range
• Fully Static Operation: 0 Hz to 20 MHz
• 2-level Program Memory Lock
• 256 x 8 Internal RAM
• Hardware Multiplier
• 15 Programmable I/O Lines
• Configurable I/O with Quasi-bidirectional, Input, Push-pull Output, and
  Open-drain Modes
• Enhanced UART with Automatic Address Recognition and Framing Error Detection
• Enhanced SPI with Double-buffered Send/Receive
• Programmable Watchdog Timer with Software Reset
• 4-level Interrupt Priority
• Analog Comparator with Selectable Interrupt and Debouncing
• Two 16-bit Enhanced Timer/Counters with 8-bit PWM
• Brown-out Detector and Power-off Flag
• Internal Power-on Reset
• Low Power Idle and Power-down Modes
• Interrupt Recovery from Power-down Mode

AT89LP4052 订购型号

Speed (MHz))	电源供应	订购型号	封装	适用范围
20	2.4V to 5.5V	AT89LP4052-20PU AT89LP4052-20SU AT89LP4052-20XU	20P3 20S2 20X	工业 (-40°C to 85°C)

AT89LP4052 应用技术支持与电子电路设计开发资源下载

1. AT89LP4052 数据手册DataSheet 下载. PDF
2. 80C51微控制器的复位输入. PDF (编号: Tech 8051 00049)
3. 80C51在系统Flash编程. PDF (编号:8051 00050)