SN74AVC126 具有三态输出的四路总线缓冲器闸

SN74AVC126 描述

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical VOL vs IOL and VOH vs IOH curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM ) Circuitry Technology and Applications, literature number SCEA009.

SN74AVC126 特性

• EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
• DOCTM (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
• Dynamic Drive Capability Is Equivalent to Standard Outputs With IOH and IOL of ±24 mA at 2.5-V VCC
• Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
• Ioff Supports Partial-Power-Down Mode Operation
• Package Options Include Plastic Small-Outline (D), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

SN74AVC126 应用技术支持与电子电路设计开发资源下载

1. SN74AVC126 数据资料 dataSheet 下载.PDF
2. TI 德州仪器缓冲器、驱动器/收发器产品选型与价格 . xls
3. CMOS 非缓冲反向器在振荡器电路中的使用 (PDF 951 KB)
4. Semiconductor Packing Methodology (PDF 3005 KB)
5. 逻辑产品选择指南 2006/2007 （修订版 Z）(4462KB)
6. 标准线性和逻辑产品 5 分钟指南 (786KB)
7. 了解和解释标准逻辑数据表
8. LOGIC Pocket Data Book (PDF 6001 KB)
9. HiRel Unitrode Power Management Brochure (PDF 206 KB)
10. Logic Cross-Reference (PDF 2938 KB)