PSD853F2 Flash在系统可编程(ISP)的外设的8位微控制器,5伏

The PSD8XXFX family of memory systems for microcontrollers (MCUs) brings in-systemprogrammability (ISP) to Flash memory and programmable logic. The result is a simple and flexible solution for embedded designs. PSD devices combine many of the peripheral functions found in MCU based applications.

Table 2 summarizes all the devices.

The CPLD in the PSD devices features an optimized macrocell logic architecture. The PSD macrocell was created to address the unique requirements of embedded system designs. It allows direct connection between the system address/data bus, and the internal PSD registers, to simplify communication between the MCU and other supporting devices.

The PSD device includes a JTAG serial programming interface, to allow in-system programming (ISP) of the entire device. This feature reduces development time, simplifies the manufacturing flow, and dramatically lowers the cost of field upgrades. Using ST’s special Fast-JTAG programming, a design can be rapidly programmed into the PSD in as little as seven seconds.

The innovative PSD8XXFX family solves key problems faced by designers when managing discrete Flash memory devices, such as:

• First-time in-system programming (ISP)
• Complex address decoding
• Simultaneous read and write to the device.

The JTAG Serial Interface block allows in-system programming (ISP), and eliminates the need for an external Boot EPROM, or an external programmer. To simplify Flash memory updates, program execution is performed from a secondary Flash memory while the primary Flash memory is being updated. This solution avoids the complicated hardware and software overhead necessary to implement IAP.

ST makes available a software development tool, PSDsoft? Express, that generates ANSIC compliant code for use with your target MCU. This code allows you to manipulate the nonvolatile memory (NVM) within the PSD. Code examples are also provided for:

• Flash memory IAP via the UART of the host MCU
• Memory paging to execute code across several PSD memory pages
• Loading, reading, and manipulation of PSD macrocells by the MCU.

PSD853F2 特性:

• Flash in-system programmable (ISP)
  peripheral for 8-bit MCUs
• Dual bank Flash memories
  – Up to 2 Mbit of primary Flash memory (8 uniform sectors, 32K x8)
  – Up to 256 Kbit secondary Flash memory (4 uniform sectors)
  – Concurrent operation: read from one memory while erasing and writing the other
• Up to 256 Kbit SRAM
• 27 reconfigurable I/Oports
• Enhanced JTAG serial port
• PLD with macrocells
  – Over 3000 gates of PLD: CPLD and DPLD
  – CPLD with 16 output macrocells (OMCs) and 24 input macrocells (IMCs)
  – DPLD - user ined internal chip select decoding
• 27 individually configurable I/O port pins
  They can be used for the following functions:
  – MCU I/Os
  – PLD I/Os
  – Latched MCU address output
  – Special function I/Os.
  – 16 of the I/O ports may be configured as open-drain outputs.
• In-system programming (ISP) with JTAG
  – Built-in JTAG compliant serial port allows full-chip in-system programmability
  – Efficient manufacturing allow easy product testing and programming
  – Use low cost FlashLINK cable with PC
• Page register
  – Internal page register that can be used to expand the microcontroller address space by a factor of 256
• Programmable power management
• Packages are ECOPACK?

PSD853F2 技术支持与电子电路设计开发资源下载

1. PSD853F2 数据手册DataSheet下载.PDF
2. 相关产品选型( Excel 文档格式)
3. 可编程系统存储器选型指南
4. ST与其他品牌EEPROM选型对照表
5. ST和竞争对手Atmel、Macronix、Holtek、Oki、Winbond的对照 (产品彩页, PDF)
6. RFID和射频内存产品 . PDF
7. 提升灵活性与world'sn ° 1 EEPROM的供应商. PDF
8. 意法半导体应用支持. PDF
9. 汽车级半导体器件. PDF
10. 周围半导体机顶盒应用. PDF