'290, 'LS290 . . . DECADE COUNTERS '293, 'LS293 . . . 4-BIT BINARY COUNTERS

**GND** and VCC on Corner Pins (Pins 7 and 14 Respectively)

### description

A-PDF


The SN54290/SN74290, SN54LS290/SN74LS290. SN54293/SN74293, and SN54LS293/SN74LS293 counters are electrically and functionally identical to SN5490A/SN7490A, SN54LS90/SN74LS90, SN5493A/SN7493A, and SN54LS93/SN74LS93, respectively. Only the arrangement of the terminals has been changed for the '290, 'LS290, '293, and 'LS293.

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divideby-five for the '290 and 'LS290 and divide-by-eight for the '293 and 'LS293.


All of these counters have a gated zero reset and the '290 and 'LS290 also have gated set-to-nine inputs for use in BCD nine's complement applications.


To use the maximum count length (decade or four-bit binary) of these counters, the B input is connected to the QA output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-byten count can be obtained from the '290 and 'LS290 counters by connecting the QD output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output QA.

SN54290, SN54LS290, SN54293, SN54LS293 . . . J OR W PACKAGE SN74290, SN74293 . . . N PACKAGE SN74LS290, SN74LS293 . . . D OR N PACKAGE (TOP VIEW)




SN54LS290, SN54LS293 . . . FK PACKAGE (TOP VIEW)





NC - No internal connection

### logic symbols†



 $<sup>^\</sup>dagger$  These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

NOTES: A. Output QA is connected to input B for BCD count.

D. H = high level, L = low level, X = irrelevant

C. Output QA is connected to input B.

B. Output QD is connected to input A for bi-quinary

SDLS097 - MARCH 1974 - REVISED MARCH 1988

'290, 'LS290 **BCD COUNT SEQUENCE** (See Note A)

10	) CC 1	AOTE	$\sim$	
COUNT		OUT	PUT	
COONT	αD	αç	$\alpha_{\text{B}}$	QA
0	L	L	L	
1	L	L	L	н
2	L	L	н	L
3	Ł	L	н	н
4	L	Н	L	L
5	L	Н	L	-н
6	L	Н	н	L
7	L	н	Н	н
8	н	L	L	L
9	н	L	L	н

'290, 'LS290 **BI-QUINARY (5-2)** (See Note B)

(See Note B)											
COUNT	OUTPUT										
COUNT	QA	$\sigma_{D}$	αc	σB							
0	L	L	L	L							
1	ᆫ	L	L	н							
2	L	L	н	니							
3	L	L	Н	н							
4	L	н	L	L							
5	н	L	L	ᅵᅵ							
6	н	L	L	н							
7	н	L.	н	L							
8	н	L	Н	н							
9	н	н	L	L							

'290, 'LS290 RESET/COUNT FUNCTION TABLE

1	RESET	INPUTS	•		TUC	PUT				
R <sub>0(1)</sub>	R <sub>0(2)</sub>	R <sub>9(1)</sub>	R <sub>9(2)</sub>	QD	$\alpha_{\text{C}}$	αB	QA			
Н	Н	L	X	L	L	L	L			
н	н	×	L	L	L	L	L			
×	×	н	н	н	L	L	н			
×	L	×	L	COUNT						
L	×	L	Х		СО	UNT				
L	×	×	L	COUNT						
×	L	L	X		СО	UNT				


'293, 'LS293 **RESET/COUNT FUNCTION TABLE** 

RESET	RESET INPUTS			OUTPUT							
R <sub>0(1)</sub>	R <sub>0(2)</sub>	αp	QC	αB	QA						
н	н	L	L	L.	L						
L	×	COUNT									
×	L		COL	TNL							

'293, 'LS293 **COUNT SEQUENCE** (See Note C)

COUNT		ουτ	PUT	
COON	$a_{D}$	$\sigma_{C}$	$\alpha_{B}$	QA
0	L	L	L	Т
1	L	L	L	н
2	L	Ł	Н	L
3	L	L	Н	н
4	L	Н	L	L
5	L	Н	L	н
6	L	Н	Н	L
7	L	Н	Н	н
8	н	L	L	L
9	н	L	L	н
10	н	Ļ	Н	L
11	н	L	н	н
12	H	Н	L	L
13	н	н	L	н
14	н	н	н	L
15	н	Н	н	н

### logic diagrams (positive logic)



Pin numbers shown are for D, J, N, and W packages.


The J and K inputs shown without connection are for reference only and are functionally at a high level.




# KTTI \$N54290, \$N54293, \$N54L\$290, \$N54L\$293 \$N74290, \$N74293, \$N74L\$290, \$N74L\$293 **DECADE AND 4-BIT BINARY COUNTERS**

SDLS097 - MARCH 1974 - REVISED MARCH 1988

### schematics of inputs and outputs





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)					 	 				 		7 V
Input voltage					 	 				 		5.5 V
Interemitter voltage (see Note 2)					 	 				 		5.5 V
Operating free-air temperature range	SN54	' Circui	its .		 	 				–55°	C to	125°C
	SN74	' Circui	ts .		 	 				 . 0	°C to	70°C
Storage temperature range					 	 	•			-65°	C to	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R<sub>0</sub> inputs, and for the '290 circuit, it also applies between the two R9 inputs.

### recommended operating conditions

			SN54'		SN74′		,	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-800			-800	μА
Low-level output current, IOL				16			16	mA
	A input	0		32	0		32	MHz
Count frequency, fcount	B input	0		16	0		16	IVITIZ
	A input	15			15			
Pulse width, tw	B input	30			30			ns
	Reset inputs	15			15			
Reset inactive-state setup time, t <sub>su</sub>		25			25		-	ns
Operating free-air temperature, TA		-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					o.t		′290			'293		UNIT
	PARAMETER		TEST CONI	DITION	S'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage					2			2			V
VIL	Low-level input voltage							0.8			0.8	V
VIK	Input clamp voltage		VCC = MIN, I	= -12	mA			-1.5			-1.5	V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> = MIN, V V <sub>IL</sub> = 0.8 V, I <sub>0</sub>			2.4	3.4		2.4	3.4	-	V
VOL	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA ¶				0.2	0.4		0.2	0.4	V
11	Input current at maximum inpu	t voltage	V <sub>CC</sub> = MAX, V	/ <sub>I</sub> = 5.5	V			1			1	mA
		Any reset						40			40	]
ЧΗ	High-level input current	A input	VCC = MAX, V	/1 = 2.4	V			80			80	μΑ
		B input	1					120			80	
		Any reset						-1.6			-1.6	
HL	Low-level input current	A input	VCC = MAX, V	/ <sub>I</sub> = 0.4	V			-3.2			-3.2	mA
		B input	1				-4.8			-3.2	<u> </u>	
1	8		VMAY		SN54'	-20		-57	-20		-57	mA
los	Short-circuit output current §		VCC = MAX SN74' -		-18		-57	-18		-57	1	
Icc	Supply current		V <sub>CC</sub> = MAX, See Note 3				29	42		26	39	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: I<sub>CC</sub> is measured with all outputs open, both R<sub>0</sub> inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

## switching characteristics, VCC = 5 V, TA = 25°C

и	FROM	то	TEST CONDITIONS		′290			′293		UNIT			
PARAMETER#	(INPUT)	(OUTPUT)	1EST COMPLITIONS	MIN	TYP	MAX	MIN	TYP	MAX				
	Α	QΑ		32	42		32	42		MHz			
f <sub>max</sub>	В	ΩB		16			16			1411.12			
t <sub>PLH</sub>	A	0.			10	16		10	16	ns			
<sup>t</sup> PHL	1 ^	·QΑ			12	18		12	18	113			
tPLH .	^	0-	]		32	48		46	70	ns			
<sup>t</sup> PHL	A	α <sub>D</sub>	C. = 15 = 5		34	50		46	70	113			
<sup>t</sup> PLH		0	$C_L = 15 pF$ , $R_L = 400 \Omega$ ,		10	16		10	16	6 ns			
<sup>t</sup> PHL	В	QB	See Note 4		14	21		14	21	113			
<sup>t</sup> PLH			0-	0-	QC	00	See Note 4		21	32		21	32
<sup>t</sup> PHL	В	u <sub>C</sub>			23	35		23	35	113			
<sup>t</sup> PLH		0-	1		21	32		34	51	ns			
tPHL	В	αD			23	35		34	51	""			
tpHL	Set-to-0	Any			26	40		26	40	ns			
<sup>t</sup> PLH	0-11-0	$Q_A, Q_D$			20	30				ns			
tPHL.	Set-to-9	Ω <sub>B</sub> , Ω <sub>C</sub>	1		26	40				] ''*			

 $<sup>\#</sup>f_{max}$  = maximum count frequency



 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ} \text{C}$ .

Not more than one output should be shorted at a time.


 $<sup>\</sup>P_{Q_A}$  outputs are tested at  $I_{QL}$  = 16 mA plus the limit value of  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability.

tplH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 5)					 	 7 V
Input voltage: R inputs					 	 7 V
A and B inputs .						
Operating free-air temperature rang	e: SN	54LS290	), SN54LS:	293 .	 	 -55°C to 125°C
						. 0°C to 70°C
Storage temperature range						 -65°C to 150°C

NOTE 5: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		SN54LS'			SN74LS'			LINIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-400			-400	μА
Low-level output current, IOL				4			8.	mA
	A input	0		32	0		32	MHz
Count frequency, f <sub>count</sub>	B input	0		16	0		16	WIFTZ
	A input	15			15			
Pulse width, tw	B input	30			30			ns
	Reset inputs	30			30			
Reset inactive-state setup time, t <sub>su</sub>	A	25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					+		SN54LS	,		UNIT		
	PARAMET	ER	TES	ST CONDITIONS	51	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level inpu	t voltage				2			2			٧
VIL	Low-level input	tvoltage						0.7			0.8	V
VIK	Input clamp vo	Itage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.5			-1.5	٧
VOH	High-level outp	ut voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -400 μA		2.5	3.4		2.7	3.4		v
			V <sub>CC</sub> = MIN,	V <sub>1H</sub> = 2 V,	1 <sub>OL</sub> = 4 mA¶		0.25	0.4		0.25	0.4	,,
VOL	Low-level outp	ut voltage	VIL = VIL max		IOL = 8 mA¶					0.35	0.5	V
		Any reset	VCC = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	
	Input current	A input						0.2			0.2	
•	at maximum input voltage	B of 'LS290	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				0.4			0,4	mA
		B of 'LS293	1					0.2			0.2	
		Any reset						20			20	
	High-level	A input	],, _ ,,,,	V = 0.7.V				40			40	
IН	input current	B of 'LS290	V <sub>CC</sub> = MAX,	$V_1 = 2.7 V$				80			80	μΑ
		B of 'LS293						40			40	
		Any reset						-0.4			-0.4	
	Low-level	A input	1	V. = 0.4 V				-2.4			-2.4	mA
HL	input current	B of 'LS290	V <sub>CC</sub> = MAX,	$V_1 = 0.4 V$				-3.2			-3.2	'''^
		B of 'LS293						-1.6			-1.6	
los	Short-circuit or	utput current§	V <sub>CC</sub> = MAX			-20		100	-20		-100	mA
1	Cunnily augrent		Vac 7 MAY	See Note 3	'LS290		9	15		9	15	mA
1CC	Supply current		V <sub>CC</sub> = MAX,	Des MOTE D	'LS293	<u></u>	9	15		9	15	

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER#	FROM	1	TEST CONDITIONS	'LS290			'LS293			UNIT
	(INPUT)			MIN	TYP	MAX	MIN	TYP	MAX	01411
f <sub>max</sub>	Α	QA	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 4	32	42		32	42		MHz
	В	QB		16			16			
<sup>t</sup> PLH	A	QΑ			10	16		10	16	ns
tPHL					12	18		12	18	
<sup>t</sup> PLH	А	α <sub>D</sub>			32	48		46	70	ns
tPHL					34	50		46	70	
<sup>t</sup> PLH	В	QB			10	16		10	16	ns
†PHL					14	21		14	21	
<sup>t</sup> PLH	В	α <sub>C</sub>			21	32		21	32	ns
<sup>t</sup> PHL					23	35		23	35	
<sup>t</sup> PLH	В	α <sub>D</sub>			21	32		34	51	ns
tPHL					23	35		34	51	
t <sub>PHL</sub>	Set-to-0	Any			26	40		26	40	ns
<sup>t</sup> PLH	Set-to-9	$Q_A, Q_D$			20	30				ns
†PHL		Q <sub>B</sub> , Q <sub>C</sub>	1		26	40				

<sup>#</sup>fmax = maximum count frequency

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{\Delta} = 25^{\circ}\text{C}$ .

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

<sup>¶</sup>QA outputs are tested at specified IOL plus the limit value of IIL for the B input. This permits driving the B input while maintaining full fan-out capability.

NOTE 3: I<sub>CC</sub> is measured with all outputs open, both R<sub>0</sub> inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

tpLH = propagation delay time, low-to-high-level output

 $t_{PHL}$  = propagation delay time, high-to-low-level output

KTTIC

### IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1999, Texas Instruments Incorporated