http://www.kttic.com

### CD54HCT373, CD74HCT373 atermark DEMO: Purchase from www.A-PDF.com @OTALOTRANSPARENTID-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS453B - FEBRUARY 2001 - REVISED MAY 2003

4.5-V to 5.5-V V<sub>CC</sub> Operation


A-PDF

- **Wide Operating Temperature Range of** -55°C to 125°C
- **Balanced Propagation Delays and Transition Times**
- Standard Outputs Drive Up To 10 LS-TTL
- Significant Power Reduction Compared to **LS-TTL Logic ICs**
- Inputs Are TTL-Voltage Compatible

### description/ordering information

The 'HCT373 devices are octal transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

CD54HCT373...F PACKAGE CD74HCT373 . . . E OR M PACKAGE (TOP VIEW)



A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{\sf OE}$  should be tied to  ${\sf V}_{\sf CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### ORDERING INFORMATION

TA	PAC	KAGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74HCT373E	CD74HCT373E
_55°C to 125°C	125°C SOIC – M	Tube	CD74HCT373M	HCT373M
-55 C to 125 C		Tape and reel	CD74HCT373M96	HC13/3W
	CDIP – F	Tube	CD54HCT373F3A	CD54HCT373F3A

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# KTTICD54HCT373, CD74HCT373 ttic.com OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS453B - FEBRUARY 2001 - REVISED MAY 2003

# FUNCTION TABLE (each latch)

	OUTPUT			
ŌE	LE	D	Q	
L	Н	Н	Н	
L	Н	L	L	
L	L	Χ	$Q_0$	
Н	X	Χ	Z	

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output drain current per output, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±35 mA
Continuous output source or sink current per output, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): E package	69°C/W
M package	58°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



# CD54HCT373, CD74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS453B - FEBRUARY 2001 - REVISED MAY 2003

### recommended operating conditions (see Note 3)

		T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Vcc	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8		0.8	V
٧ <sub>I</sub>	Input voltage		VCC		VCC		VCC	V
Vo	Output voltage		VCC		VCC		VCC	V
Δt/Δν	Input transition rise or fall rate		500		500		500	ns

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		vcc	T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vari	VI = VIH or VIL	I <sub>OH</sub> = -20 μA	4.5 V	4.4		4.4		4.4		V
VOH	VI = VIH OI VIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98		3.7		3.84		٧
Val	\\ \\ or \\.	I <sub>OL</sub> = 20 μA	4.5 V		0.1		0.1		0.1	V
VOL	VI = VIH or VIL	$I_{OL} = 6 \text{ mA}$	4.5 V		0.26		0.4		0.33	]
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1		±1		±1	μΑ
loz	$V_O = V_{CC}$ or 0		5.5 V		±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	5.5 V		8		160		80	μΑ
ΔlCC <sup>‡</sup>	One input at V <sub>CC</sub> – 2.1 V	, Other inputs at 0 or V <sub>CC</sub>	4.5 V to 5.5 V		360		490		450	μΑ
C <sub>i</sub>					10		10		10	pF
Co					10		10		10	pF

 $<sup>\</sup>ddagger$  Additional quiescent supply current per input pin, TTL inputs high, 1 unit load. For dual-supply systems, theoretical worst-case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA.

#### **HCT INPUT LOADING TABLE**

INPUT	UNIT LOAD
ŌĒ	1.5
Any D	0.4
LE	1

Unit load is  $\Delta I_{CC}$  limit specified in electrical characteristics table (e.g., 360  $\mu A$  max at 25°C).

# KTTICD54HCT373, CD74HCT373 ttic.com OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS453B - FEBRUARY 2001 - REVISED MAY 2003

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 4.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 1	25°C	T <sub>A</sub> = -	-55°C 25°C	T <sub>A</sub> = -	-40°C 5°C	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high	16		24		20		ns
t <sub>su</sub>	Setup time, data before LE↓	13		20		16		ns
t <sub>h</sub>	Hold time, data after LE↓	10		15		13		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC} = 4.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM					T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		UNIT
	(1141 01)	(0011 01)	CAIACITANCE	MIN	MAX	MIN	MAX	MIN	MAX			
	D	0	C <sub>L</sub> = 50 pF		32		48		40	20		
<sup>t</sup> pd	LE	Q	Q		35		53		44	ns		
t <sub>en</sub>	ŌĒ	Q	C <sub>L</sub> = 50 pF		35		53		44	ns		
t <sub>dis</sub>	ŌĒ	Q	C <sub>L</sub> = 50 pF		35		53		44	ns		
tt		Q	C <sub>L</sub> = 50 pF		12		18		15	ns		

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


		PARAMETER	TYP	UNIT
I	C <sub>pd</sub>	Power dissipation capacitance	53	pF



# CD54HCT373, CD74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS453B - FEBRUARY 2001 - REVISED MAY 2003

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 6$  ns,  $t_f = 6$  ns.
- D. For clock inputs,  $f_{\text{max}}$  is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLZ and tpHZ are the same as tdis.
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- H. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms







### PACKAGE OPTION ADDENDUM

30-Mar-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
CD54HCT373F	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
CD54HCT373F3A	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
CD74HCT373E	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT373M	ACTIVE	SOIC	DW	20	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR Level-1-235C-UNLIM
CD74HCT373M96	ACTIVE	SOIC	DW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR Level-1-235C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# J (R-GDIP-T\*\*)

### CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

# DW (R-PDSO-G20)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated