

**High-Speed CMOS Logic  
8-Bit Parallel-In/Serial-Out Shift Register**

**Features**

- Buffered Inputs
- Asynchronous Parallel Load
- Complementary Outputs
- Fanout (Over Temperature Range)
  - Standard Outputs . . . . . 10 LSTTL Loads
  - Bus Driver Outputs . . . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$  at  $V_{CC} = 5V$
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,  $V_{IL} = 0.8V$  (Max),  $V_{IH} = 2V$  (Min)
  - CMOS Input Compatibility,  $I_I \leq 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

**Description**

The 'HC165 and 'HCT165 are 8-bit parallel or serial-in shift registers with complementary serial outputs ( $Q_7$  and  $\overline{Q_7}$ ) available from the last stage. When the parallel load ( $\overline{PL}$ ) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When the  $\overline{PL}$  is HIGH, data enters the register serially at the DS input and shifts one place to the right ( $Q_0 \rightarrow Q_1 \rightarrow Q_2$ , etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the  $Q_7$  output to the DS input of the succeeding device.


For predictable operation the LOW-to-HIGH transition of  $\overline{CE}$  should only take place while CP is HIGH. Also, CP and  $\overline{CE}$  should be LOW before the LOW-to-HIGH transition of PL to prevent shifting the data when  $\overline{PL}$  goes HIGH.

**Ordering Information**


PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC165F3A	-55 to 125	16 Ld CERDIP
CD54HCT165F3A	-55 to 125	16 Ld CERDIP
CD74HC165E	-55 to 125	16 Ld PDIP
CD74HC165M	-55 to 125	16 Ld SOIC
CD74HC165MT	-55 to 125	16 Ld SOIC
CD54HC165M96	-55 to 125	16 Ld SOIC
CD74HCT165E	-55 to 125	16 Ld PDIP
CD74HCT165M	-55 to 125	16 Ld SOIC
CD74HCT165MT	-55 to 125	16 Ld SOIC
CD54HCT165M96	-55 to 125	16 Ld SOIC

**Pinout**

CD54HC165, CD54HCT165 (CERDIP)  
CD74HC165, CD74HCT165 (PDIP, SOIC)  
TOP VIEW



NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

**Functional Diagram****TRUTH TABLE**

OPERATING MODE	INPUTS				Q <sub>n</sub> REGISTER		OUTPUTS		
	$\overline{PL}$	$\overline{CE}$	CP	DS	D0 - D7	Q <sub>0</sub>	Q <sub>1</sub> - Q <sub>6</sub>	Q <sub>7</sub>	$\overline{Q_7}$
Parallel Load	L	X	X	X	L	L	L-L	L	H
	L	X	X	X	H	H	H-H	H	L
Serial Shift	H	L	↑	l	X	L	q <sub>0</sub> - q <sub>5</sub>	q <sub>6</sub>	$\overline{q_6}$
	H	L	↑	h	X	H	q <sub>0</sub> - q <sub>5</sub>	q <sub>6</sub>	$\overline{q_6}$
Hold Do Nothing	H	H	X	X	X	q <sub>0</sub>	q <sub>1</sub> - q <sub>6</sub>	q <sub>7</sub>	$\overline{q_7}$

H = High Voltage Level

h = High Voltage Level One Set-up Time Prior To The Low-to-high Clock Transition

l = Low Voltage Level One Set-up Time Prior To The Low-to-high Clock Transition

L = Low Voltage Level

X = Don't Care

↑ = Transition from Low to High Level

q<sub>n</sub> = Lower Case Letters Indicate The State Of the Reference Output Clock Transition

**Absolute Maximum Ratings**

DC Supply Voltage,  $V_{CC}$  ..... -0.5V to 7V  
 DC Input Diode Current,  $I_{IK}$   
 For  $V_I < -0.5V$  or  $V_I > V_{CC} + 0.5V$  .....  $\pm 20mA$   
 DC Output Diode Current,  $I_{OK}$   
 For  $V_O < -0.5V$  or  $V_O > V_{CC} + 0.5V$  .....  $\pm 20mA$   
 DC Drain Current per Output,  $I_O$   
 For  $V_O < -0.5V$   $V_O > V_{CC} + 0.5V$  .....  $\pm 25mA$   
 DC Output Source or Sink Current per Output Pin,  $I_O$   
 For  $V_O > -0.5V$  or  $V_O < V_{CC} + 0.5V$  .....  $\pm 25mA$   
 DC  $V_{CC}$  or Ground Current,  $I_{CC}$  or  $I_{GND}$  .....  $\pm 50mA$

**Thermal Information**

Thermal Resistance (Typical, Note 1)  $\theta_{JA}$  ( $^{\circ}C/W$ )  
 E (PDIP) Package ..... 67  
 M (SOIC) Package ..... 73  
 Maximum Junction Temperature .....  $150^{\circ}C$   
 Maximum Storage Temperature Range .....  $-65^{\circ}C$  to  $150^{\circ}C$   
 Maximum Lead Temperature (Soldering 10s) .....  $300^{\circ}C$   
 (SOIC - Lead Tips Only)

**Operating Conditions**

Temperature Range ( $T_A$ ) .....  $-55^{\circ}C$  to  $125^{\circ}C$   
 Supply Voltage Range,  $V_{CC}$   
 HC Types ..... 2V to 6V  
 HCT Types ..... 4.5V to 5.5V  
 DC Input or Output Voltage,  $V_I, V_O$  ..... 0V to  $V_{CC}$   
 Input Rise and Fall Time  
 2V ..... 1000ns (Max)  
 4.5V ..... 500ns (Max)  
 6V ..... 400ns (Max)

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

**NOTE:**

- The package thermal impedance is calculated in accordance with JESD 51-7.

**DC Electrical Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS			25 $^{\circ}C$			-40 $^{\circ}C$ TO 85 $^{\circ}C$		-55 $^{\circ}C$ TO 125 $^{\circ}C$		UNITS
		$V_I$ (V)	$I_O$ (mA)	$V_{CC}$ (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<b>HC TYPES</b>												
High Level Input Voltage	$V_{IH}$	-	-	2	1.5	-	-	1.5	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input Voltage	$V_{IL}$	-	-	2	-	-	0.5	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output Voltage CMOS Loads	$V_{OH}$	$V_{IH}$ or $V_{IL}$	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output Voltage TTL Loads	$V_{OH}$	$V_{IH}$ or $V_{IL}$	-4	4.5	3.98	-	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output Voltage CMOS Loads	$V_{OL}$	$V_{IH}$ or $V_{IL}$	0.02	2	-	-	0.1	-	0.1	-	0.1	V
			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads	$V_{OL}$	$V_{IH}$ or $V_{IL}$	4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	$I_I$	$V_{CC}$ or GND	-	6	-	-	$\pm 0.1$	-	$\pm 1$	-	$\pm 1$	$\mu A$

## DC Electrical Specifications (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		$V_{CC}$ (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS
		$V_I$ (V)	$I_O$ (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Quiescent Device Current	$I_{CC}$	$V_{CC}$ or GND	0	6	-	-	8	-	80	-	160	$\mu$ A
<b>HCT TYPES</b>												
High Level Input Voltage	$V_{IH}$	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	$V_{IL}$	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	$V_{OH}$	$V_{IH}$ or $V_{IL}$	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	$V_{OL}$	$V_{IH}$ or $V_{IL}$	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	$I_I$	$V_{CC}$ to GND	0	5.5	-	-	$\pm 0.1$	-	$\pm 1$	-	$\pm 1$	$\mu$ A
Quiescent Device Current	$I_{CC}$	$V_{CC}$ or GND	0	5.5	-	-	8	-	80	-	160	$\mu$ A
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	$\Delta I_{CC}$ (Note 2)	$V_{CC} - 2.1$	-	4.5 to 5.5	-	100	360	-	450	-	490	$\mu$ A

NOTE:

2. For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

## HCT Input Loading Table

INPUT	UNIT LOADS
DS, D0 to D7	0.35
CP, $\overline{PL}$	0.65

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g. 360 $\mu$ A max at 25°C.

## Prerequisite For Switching Specifications

PARAMETER	SYMBOL	$V_{CC}$ (V)	25°C		-40°C TO 85°C		-55°C TO 125°C		UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	
<b>HC TYPES</b>									
CP Pulse Width	$t_{WL}$ , $t_{WH}$	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns

**Prerequisite For Switching Specifications (Continued)**

PARAMETER	SYMBOL	V <sub>CC</sub> (V)	25°C		-40°C TO 85°C		-55°C TO 125°C		UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	
PL Pulse Width	t <sub>WL</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
Set-up Time DS to CP	t <sub>SU</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
CE to CP	t <sub>SU(L)</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
D0-D7 to PL	t <sub>SU</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
Hold Time DS to CP or CE	t <sub>H</sub>	2	35	-	45	-	55	-	ns
		4.5	7	-	9	-	11	-	ns
		6	6	-	8	-	9	-	ns
CE to CP	t <sub>H</sub>	2	0	-	0	-	0	-	ns
		4.5	0	-	0	-	0	-	ns
		6	0	-	0	-	0	-	ns
Recovery Time PL to CP	t <sub>REC</sub>	2	100	-	125	-	150	-	ns
		4.5	20	-	25	-	30	-	ns
		6	17	-	21	-	26	-	ns
Maximum Clock Pulse Frequency	f <sub>MAX</sub>	2	6	-	5	-	4	-	MHz
		4.5	30	-	24	-	20	-	MHz
		6	35	-	28	-	24	-	MHz

**HCT TYPES**

CP Pulse Width	t <sub>WL</sub> , t <sub>WH</sub>	4.5	18	-	23	-	27	-	ns
PL Pulse Width	t <sub>WL</sub>	4.5	20	-	25	-	30	-	ns
Set-up Time DS to CP	t <sub>SU</sub>	4.5	20	-	25	-	30	-	ns
CE to CP	t <sub>SU(L)</sub>	4.5	20	-	25	-	30	-	ns
D0-D7 to PL	t <sub>SU</sub>	6	20	-	25	-	30	-	ns
Hold Time DS to CP or CE	t <sub>H</sub>	4.5	7	-	9	-	11	-	ns
CE to CP	t <sub>S</sub> , t <sub>H</sub>	4.5	0	-	0	-	0	-	ns
Recovery Time PL to CP	t <sub>REC</sub>	4.5	20	-	25	-	30	-	ns
Maximum Clock Pulse Frequency	f <sub>MAX</sub>	4.5	27	-	22	-	18	-	MHz

**Switching Specifications** Input  $t_r, t_f = 6\text{ns}$

PARAMETER	SYMBOL	TEST CONDITIONS	$V_{CC}$ (V)	25°C		-40°C TO 85°C	-55°C TO 125°C	UNITS
				TYP	MAX	MAX	MAX	
<b>HC TYPES</b>								
Propagation Delay CP or $\overline{CE}$ to $Q_7$ or $\overline{Q_7}$	$t_{PLH}, t_{PHL}$	$C_L = 50\text{pF}$	2	-	165	205	250	ns
			4.5	-	33	41	50	ns
		$C_L = 15\text{pF}$	5	13	-	-	-	ns
		$C_L = 50\text{pF}$	6	-	28	35	43	ns
$\overline{PL}$ to $Q_7$ or $\overline{Q_7}$	$t_{PLH}, t_{PHL}$	$C_L = 50\text{pF}$	2	-	175	220	265	ns
			4.5	-	35	44	53	ns
		$C_L = 15\text{pF}$	5	14	-	-	-	ns
		$C_L = 50\text{pF}$	6	-	30	37	45	ns
D7 to $Q_7$ or $\overline{Q_7}$	$t_{PLH}, t_{PHL}$	$C_L = 50\text{pF}$	2	-	150	190	225	ns
			4.5	-	30	38	45	ns
		$C_L = 15\text{pF}$	5	12	-	-	-	ns
		$C_L = 50\text{pF}$	6	-	26	33	38	ns
Output Transition Times	$t_{TLH}, t_{THL}$	$C_L = 50\text{pF}$	2	-	75	95	110	ns
			4.5	-	15	19	22	ns
			6	-	13	16	19	ns
Input Capacitance	$C_{IN}$	-	-	-	10	10	10	pF
Power Dissipation Capacitance (Notes 3, 4)	$C_{PD}$	-	5	17	-	-	-	pF
<b>HCT TYPES</b>								
Propagation Delay CP or $\overline{CE}$ to $Q_7$ or $\overline{Q_7}$	$t_{PLH}, t_{PHL}$	$C_L = 50\text{pF}$	4.5	-	40	50	60	ns
		$C_L = 15\text{pF}$	5	17	-	-	-	ns
$\overline{PL}$ to $Q_7$ or $\overline{Q_7}$	$t_{PLH}, t_{PHL}$	$C_L = 50\text{pF}$	4.5	-	40	50	60	ns
		$C_L = 15\text{pF}$	5	17	-	-	-	ns
D7 to $Q_7$ or $\overline{Q_7}$	$t_{PLH}, t_{PHL}$	$C_L = 50\text{pF}$	4.5	-	35	44	53	ns
		$C_L = 15\text{pF}$	5	14	-	-	-	ns
Output Transition Times	$t_{TLH}, t_{THL}$	$C_L = 50\text{pF}$	4.5	-	15	19	22	ns
Input Capacitance	$C_{IN}$	$C_L = 50\text{pF}$	-	-	10	10	10	pF
Power Dissipation Capacitance (Notes 3, 4)	$C_{PD}$	-	5	24	-	-	-	pF

NOTES:

- $C_{PD}$  is used to determine the dynamic power consumption, per package.
- $P_D = V_{CC}^2 f_i + \sum (C_L V_{CC}^2 + f_o)$  where  $f_i$  = Input Frequency,  $f_o$  = Output Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.

Test Circuits and Waveforms




FIGURE 3. SERIAL-SHIFT MODE




FIGURE 4. PARALLEL-LOAD MODE




FIGURE 5. PARALLEL-LOAD MODE




FIGURE 6. PARALLEL-LOAD MODE




FIGURE 7. SERIAL-SHIFT MODE




FIGURE 8. SERIAL-SHIFT MODE





FIGURE 9. SERIAL-SHIFT, CLOCK-INHIBIT MODE

J (R-GDIP-T\*\*)  
14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03


- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - D The 20 pin end lead shoulder width is a vendor option, either half or full width.

4040049/E 12/2002

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-012 variation AC.

**IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
 Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated