


## M48Z02 M48Z12

## 5V, 16Kbit (2Kb x 8) ZEROPOWER<sup>®</sup> SRAM

### Features

- Integrated, ultra low power SRAM and powerfail control circuit
- Unlimited WRITE cycles
- READ cycle time equals WRITE cycle time
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltages (V<sub>PFD</sub> = Power-fail deselect voltage):
  - M48Z02: V<sub>CC</sub> = 4.75 to 5.5V; 4.5V  $\leq$  V<sub>PFD</sub>  $\leq$  4.75V
  - M48Z12:  $V_{CC}$  = 4.5 to 5.5V; 4.2V  $\leq V_{PFD} \leq$  4.5V
- Self-contained battery in the CAPHAT<sup>™</sup> DIP package
- Pin and function compatible with JEDEC standard 2K x 8 SRAMs
- RoHS compliant
  - Lead-free second level interconnect



#### Contents

## Contents

1	Summary
2	Operation modes
	2.1 Read mode
	2.2 Write mode
	2.3 Data retention mode 10
	2.4 V <sub>CC</sub> noise and negative going transients 11
3	Maximum rating
4	DC and AC parameters 14
5	Package mechanical data 17
6	Part numbering
7	Revision history



#### M48Z02, M48Z12

## List of tables

Table 1.	Signal names	
Table 2.	Operating modes	7
Table 3.	Read mode AC characteristics	8
Table 4.	Write mode AC characteristics	10
Table 5.	Absolute maximum ratings	13
Table 6.	Operating and AC measurement conditions	14
Table 7.	Capacitance	14
Table 8.	DC characteristics.	15
Table 9.	Power down/up AC characteristics	16
Table 10.	Power down/up trip points DC characteristics	16
Table 11.	PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package mechanical data	17
Table 12.	Ordering information scheme	18
Table 13.	Document revision history	19

# KTTIC

#### List of figures

## List of figures

Figure 1.	Logic diagram	5
Figure 2.	DIP connections	6
Figure 3.	Block diagram	6
Figure 4.	Read mode AC waveforms	8
Figure 5.	Write enable controlled, write AC waveform	9
Figure 6.	Chip enable controlled, write AC waveforms	9
Figure 7.	Checking the BOK flag status 1	1
Figure 8.	Supply voltage protection 1	2
Figure 9.	AC testing load circuit	4
Figure 10.	Power down/up mode AC waveforms	5
Figure 11.	PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package outline 1	7

# KTTIC


### 1 Summary

The M48Z02/12 ZEROPOWER<sup>®</sup> RAM is a 2K x 8 non-volatile static RAM which is pin and functional compatible with the DS1220.

A special 24-pin, 600mil DIP CAPHAT<sup>™</sup> package houses the M48Z02/12 silicon with a long life lithium button cell to form a highly integrated battery backed-up memory solution.

The M48Z02/12 button cell has sufficient capacity and storage life to maintain data functionality for an accumulated time period of at least 10 years in the absence of power over commercial operating temperature range.

The M48Z02/12 is a non-volatile pin and function equivalent to any JEDEC standard 2K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.






A0-A10	Address inputs
DQ0-DQ7	Data inputs / outputs
Ē	Chip enable
G	Output enable
W	WRITE enable
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground

#### Summary

#### Figure 2. **DIP connections** A7 🛛 1 24 VCC A6 🛛 2 23 🛛 A8 22 🛛 A9 A5 [ 3 21 🛛 🗑 A4 [ 4 20 🛛 🛱 A3 🛾 5 A2 🛛 6 M48Z02 19 🛛 A10 M48Z12 18 🛛 Ē 17 DQ7 A0 🛛 8 16 DQ6 DQ1 10 15 DQ5 14 🛛 DQ4 DQ2 [ 11 V<sub>SS</sub> [ 12 13 DQ3 AI01187





57

#### 2 Operation modes

The M48Z02/12 also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below approximately 3V, the control circuitry connects the battery which maintains data operation until valid power returns.

Mode	V <sub>cc</sub>	Ē	G	W	DQ0- DQ7	Power
Deselect		V <sub>IH</sub>	Х	Х	High Z	Standby
WRITE	4.75 to 5.5V or	V <sub>IL</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	4.5 to 5.5V	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	Х	Х	High Z	CMOS standby
Deselect	$\leq V_{SO}^{(1)}$	Х	Х	Х	High Z	Battery back-up mode

Table 2.	Operating modes
----------	-----------------

1. See Table 10 on page 16 for details.


Note:  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO} =$  Battery back-up switchover voltage.


## 2.1 Read mode

The M48Z02/12 is in the READ Mode whenever  $\overline{W}$  (WRITE Enable) is high and  $\overline{E}$  (Chip Enable) is low. The device architecture allows ripple-through access of data from eight of 16,384 locations in the static storage array. Thus, the unique address specified by the 11 Address Inputs defines which one of the 2,048 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing that the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after the latter of the Chip Enable Access time ( $t_{ELQV}$ ) or Output Enable Access time ( $t_{GLQV}$ ).

The state of the eight three-state Data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the Address Inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain active, output data will remain valid for Output Data Hold time ( $t_{AXQX}$ ) but will go indeterminate until the next Address Access.

#### **Operation modes**





Note: WRITE Enable  $(\overline{W}) = High$ .

		M48Z02/M48Z12						
Symbol	Parameter <sup>(1)</sup>	-7	70	-1	50	-2	00	Unit
	77 00 00	Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	READ cycle time	70		150		200		ns
t <sub>AVQV</sub>	Address valid to output valid		70		150		200	ns
t <sub>ELQV</sub>	Chip enable low to output valid		70		150		200	ns
t <sub>GLQV</sub>	Output enable low to output valid		35		75		80	ns
t <sub>ELQX</sub>	Chip enable low to output transition	5		10		10		ns
t <sub>GLQX</sub>	Output enable low to output transition	5		5		5		ns
t <sub>EHQZ</sub>	Chip enable high to output Hi-Z		25		35		40	ns
t <sub>GHQZ</sub>	Output enable high to output Hi-Z		25		35		40	ns
t <sub>AXQX</sub>	Address transition to output transition	10		5		5		ns

1. Valid for ambient operating temperature:  $T_A = 0$  to 70°C or -40 to 85°C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

#### 2.2 Write mode


The M48Z02/12 is in the WRITE Mode whenever  $\overline{W}$  and  $\overline{E}$  are active. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of t<sub>EHAX</sub> from Chip Enable or t<sub>WHAX</sub> from WRITE Enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t<sub>DVWH</sub> prior to the end of WRITE and remain valid for t<sub>WHDX</sub> afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$ , a low on  $\overline{W}$  will disable the outputs t<sub>WLQZ</sub> after  $\overline{W}$  falls.

57


#### M48Z02, M48Z12

57









#### **Operation modes**

		M48Z02/M48Z12						
Symbol	Parameter <sup>(1)(1)</sup>	-	-70 -150		-200		Unit	
		Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	WRITE cycle time	70		150		200		ns
t <sub>AVWL</sub>	Address valid to WRITE enable low	0		0		0		ns
t <sub>AVEL</sub>	Address valid to chip enable 1 low	0		0		0		ns
t <sub>WLWH</sub>	WRITE enable pulse width	50		90		120		ns
t <sub>ELEH</sub>	Chip enable low to chip enable 1 high	55		90		120		ns
t <sub>WHAX</sub>	WRITE enable high to address transition	0		10		10		ns
t <sub>EHAX</sub>	Chip enable high to address transition	0		10		10		ns
t <sub>DVWH</sub>	Input valid to WRITE enable high	30		40		60		ns
t <sub>DVEH</sub>	Input valid to Chip enable high	30		40		60		ns
t <sub>WHDX</sub>	WRITE enable high to input transition	5		5		5		ns
t <sub>EHDX</sub>	Chip enable high to input transition	5		5		5		ns
t <sub>WLQZ</sub>	WRITE enable low to output Hi-Z		25		50		60	ns
t <sub>AVWH</sub>	Address valid to WRITE enable high	60		120		140		ns
t <sub>AVEH</sub>	Address valid to chip enable high	60		120		140		ns
t <sub>WHQX</sub>	WRITE enable high to output transition	5		10		10		ns

#### Table 4. Write mode AC characteristics

1. Valid for ambient operating temperature:  $T_A = 0$  to 70°C or -40 to 85°C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

#### 2.3 Data retention mode

With valid V<sub>CC</sub> applied, the M48Z02/12 operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V<sub>CC</sub> falls within the V<sub>PFD</sub> (max), V<sub>PFD</sub> (min) window. All outputs become high impedance, and all inputs are treated as "don't care."

Note:


A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}$  (min), the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$  The M48Z02/12 may respond to transient noise spikes on  $V_{CC}$  that reach into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

The power switching circuit connects external  $V_{CC}$  to the RAM and disconnects the battery when V<sub>CC</sub> rises above V<sub>SO</sub>. As V<sub>CC</sub> rises, the battery voltage is checked. If the voltage is too low, an internal Battery Not OK (BOK) flag will be set. The BOK flag can be checked after power up. If the BOK flag is set, the first WRITE attempted will be blocked. The flag is automatically cleared after the first WRITE, and normal RAM operation resumes. Figure 7 on page 11 illustrates how a BOK check routine could be structured.

For more information on a Battery Storage Life refer to the Application Note AN1012.

#### M48Z02, M48Z12

57





#### 2.4 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V<sub>CC</sub> bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V<sub>CC</sub> bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1µF (as shown in *Figure 8 on page 12*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V<sub>CC</sub> that drive it to values below V<sub>SS</sub> by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a schottky diode from V<sub>CC</sub> to V<sub>SS</sub> (cathode connected to V<sub>CC</sub>, anode to V<sub>SS</sub>). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

#### **Operation modes**





# KTTIC



### 3 Maximum rating

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter		Value	Unit
T <sub>A</sub>	Ambient operating temperature	Grade 1	0 to 70	°C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off, oscillator off)		-40 to 85	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 seconds		260	°C
V <sub>IO</sub>	Input or output voltages		-0.3 to 7	V
V <sub>CC</sub>	Supply voltage		–0.3 to 7	V
Ι <sub>Ο</sub>	Output current		20	mA
PD	Power dissipation		1	W

Table 5. Absolute maximum ratin
---------------------------------

1. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

**Caution:** Negative undershoots below –0.3V are not allowed on any pin while in the battery back-up mode.



## 4 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in *Table 6: Operating and AC measurement conditions*. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.


Parameter	M48Z02	M48Z12	Unit	
Supply voltage (V <sub>CC</sub> )		4.75 to 5.5	4.5 to 5.5	V
Ambient operating temperature (T <sub>A</sub> ) Grade 1		0 to 70	0 to 70	°C
Load capacitance (C <sub>L</sub> )		100	100	pF
Input rise and fall times		≤ 5	≤ 5	ns
Input pulse voltages		0 to 3	0 to 3	V
Input and output timing ref. voltages		1.5	1.5	V

Table 6.	Operating and AC measurement conditions
----------	---

Note:

Output Hi-Z is defined as the point where data is no longer driven.

#### Figure 9. AC testing load circuit



#### Table 7. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance		10	pF
C <sub>IO</sub> <sup>(3)</sup>	Input / output capacitance		10	pF

1. Effective capacitance measured with power supply at 5V. Sampled only, not 100% tested.

2. At 25°C, f = 1MHz.

3. Outputs deselected.



#### M48Z02, M48Z12

#### Table 8.DC characteristics


Symbol	Parameter	Test condition <sup>(1)</sup>	Min	Max	Unit	
I <sub>LI</sub>	Input leakage current	$0V \le V_{IN} \le V_{CC}$		±1	μA	
$I_{LO}^{(2)}$	Output leakage current	$0V \le V_{OUT} \le V_{CC}$		±1	μA	
I <sub>CC</sub>	Supply current	Outputs open		80	mA	
I <sub>CC1</sub>	Supply current (standby) TTL	$\overline{E} = V_{IH}$		3	mA	
I <sub>CC2</sub>	Supply current (standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		3	mA	
V <sub>IL</sub>	Input low voltage		-0.3	0.8	V	
V <sub>IH</sub>	Input high voltage		2.2	V <sub>CC</sub> + 0.3	V	
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1mA		0.4	V	
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -1mA	2.4		V	

1. Valid for ambient operating temperature:  $T_A = 0$  to 70°C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

2. Outputs deselected.

57





# Note: Inputs may or may not be recognized at this time. Caution should be taken to keep $\overline{E}$ high as $V_{CC}$ rises past $V_{PFD}$ (min). Some systems may perform inadvertent WRITE cycles after $V_{CC}$ rises above $V_{PFD}$ (min) but before normal system operations begin. Even though a power on reset is being applied to the processor, a reset condition may not occur until after the system is running.

#### **DC and AC parameters**

#### Table 9. Power down/up AC characteristics

	•			
Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>PD</sub>	$\overline{E}$ or $\overline{W}$ at $V_{IH}$ before power down	0		μs
t <sub>F</sub> <sup>(2)</sup>	$V_{PFD}$ (max) to $V_{PFD}$ (min) $V_{CC}$ fall time	300		μs
t <sub>FB</sub> <sup>(3)</sup>	$V_{PFD}$ (min) to $V_{SS}$ $V_{CC}$ fall time	10		μs
t <sub>R</sub>	$V_{\text{PFD}}$ (min) to $V_{\text{PFD}}$ (max) $V_{\text{CC}}$ rise time	0		μs
t <sub>RB</sub>	$V_{SS}$ to $V_{PFD}$ (min) $V_{CC}$ rise time	1		μs
t <sub>REC</sub>	$\overline{E}$ or $\overline{W}$ at $V_{IH}$ after power up	2		ms

1. Valid for ambient operating temperature:  $T_A = 0$  to 70°C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

 V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

3.  $V_{\text{PFD}}$  (min) to  $V_{\text{SS}}$  fall time of less than  $t_{\text{FB}}$  may cause corruption of RAM data.

Symbol	Parameter <sup>(1)(2)</sup>		Min	Тур	Max	Unit
V	Power-fail deselect voltage M48Z02 M48Z12	M48Z02	4.5	4.6	4.75	V
V <sub>PFD</sub>		4.2	4.3	4.5	V	
V <sub>SO</sub>	Battery back-up switchover voltage			3.0		V
t <sub>DR</sub> <sup>(3)</sup>	Expected data retention time		10			YEARS

#### Table 10. Power down/up trip points DC characteristics

1. All voltages referenced to  $V_{SS}$ .

2. Valid for ambient operating temperature:  $T_A = 0$  to 70°C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).


3. At 25°C,  $V_{CC} = 0V$ .




M48Z02, M48Z12

### 5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK<sup>®</sup> packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.





Note:


57

Table 11. PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package mechanical data

Cumh	mm			inches			
Symb	Тур	Min	Max	Тур	Min	Max	
А		8.89	9.65		0.350	0.380	
A1		0.38	0.76		0.015	0.030	
A2		8.38	8.89		0.330	0.350	
В		0.38	0.53		0.015	0.021	
B1		1.14	1.78		0.045	0.070	
С		0.20	0.31		0.008	0.012	
D		34.29	34.80		1.350	1.370	
E		17.83	18.34		0.702	0.722	
e1		2.29	2.79		0.090	0.110	
e3		25.15	30.73		0.990	1.210	
eA		15.24	16.00		0.600	0.630	
L		3.05	3.81		0.120	0.150	
Ν		24			24		

Part numbering

## 6 Part numbering



blank = ECOPACK package, tubes

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST sales office nearest you.

57

M48Z02, M48Z12

## 7 Revision history

#### Table 13. Document revision history

Date	Revision	Changes
May-1999	1.0	First issue
09-Jul-2001	2.0	Reformatted; temperature information added to tables ( <i>Table 5, 6, 7, 8, 3, 4, 9, 10</i> ); Figure updated ( <i>Figure 10</i> )
17-Dec-2001	2.1	Remove references to "clock" in document
20-May-2002	2.2	Updated $V_{CC}$ noise and negative going transients text
01-Apr-2003	3.0	v2.2 template applied; test condition updated (Table 10)
22-Apr-2003	3.1	Fix error in ordering information ( <i>Table 12</i> )
12-Dec-2005	4.0	Update template, Lead-free text, and remove references to 'crystal' and footnote ( <i>Table 8, 12</i> )
02-Nov-2007	5	Reformatted document; added lead-free second level interconnect information to cover page and <i>Section 5: Package mechanical data</i> ; updated <i>Table 5, 6, 8, 9, 10, 12</i> .

# KTTIC

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

