# KTTIU sintion:://www.kttic.com 

# Rugged 3.3V, 20Mbps, 8 Channel Multiprotocol Transceiver with Programmable DCE/DTE and Termination Resistors 

## FEATURES

■ Fast 20Mbps Differential Transmission Rates
■ Internal Transceiver Termination Resistors for V. 11 \& V. 35

- Interface Modes:

$$
\begin{array}{ll}
\checkmark \text { RS-232 (V.28) } & \checkmark \text { EIA-530 (V.10 \& V.11) } \\
\checkmark \text { X.21 (V.11) } & \checkmark \text { EIA-530A (V.10 \& V.11) } \\
\checkmark \text { RS-449/V.36 } & \checkmark \text { V. } 35(\mathrm{~V} .35 \& \text { V.28) }
\end{array}
$$

(V. 10 \& V.11)

- Protocols are Software Selectable with 3-Bit Word
- Eight (8) Drivers and Eight (8) Receivers
- Termination Network Disable Option

■ Internal Line or Digital Loopback for Diagnostic Testing

- Certified conformance to NET1/NET2 and TBR-1

TBR-2 by TUV Rheinland (TBR2/30451940.001/04)

- Easy Flow-Through Pinout

■ +3.3V Only Operation
■ Individual Driver and Receiver Enable/Disable Controls

- Operates in either DTE or DCE Mode

Now Available in Lead Free Packaging
Refer to page 9 for pinout

APPLICATIONS

- Router
- Frame Relay
- CSU
- DSU
- PBX

Secure Communication Terminals

The SP3508 is a monolithic device that supports eight (8) popular serial interface standards for Wide Area Network (WAN) connectivity. The SP3508 is fabricated using a low power BiCMOS process technology, and incorporates a Sipex regulated charge pump allowing +3.3 V only operation. Sipex's patented charge pump provides a regulated output of $\pm 5.5 \mathrm{~V}$, which will provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8) receivers can be configured via software for any of the above interface modes at any time. The SP3508 requires no additional external components for compliant operation for all of the eight (8) modes of operation other than six capacitors used for the internal charge pump. All necessary termination is integrated within the SP3508 and is switchable when V. 35 drivers and V. 35 receivers, or when V. 11 receivers are used. The SP3508 provides the controls and transceiver availability for operating as either a DTE or DCE.
Additional features with the SP3508 include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing. The SP3508 also includes a latch enable pin with the driver and receiver address decoder. The internal V. 11 or V. 35 termination can be switched off using a control pin (TERM_OFF) for monitoring applications. All eight (8) drivers and receivers in the SP3508 include separate enable pins for added convenience. The SP3508 is ideal for WAN serial ports in networking equipment such as routers, access concentrators, network muxes, DSU/CSU's, networking test equipment, and other access devices.

# KTTIG http://w._ktic.côяgolute maximum ratings <br> Package Derating: 

$\left.\begin{array}{l}\mathrm{V}_{\mathrm{cc}} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~\end{array}+7 \mathrm{~V}\right)$

Logic ............................................... 0.3 V to $\left(\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}\right)$
Receivers .................................................................................5V
Logic .............................................. -0.3 V to $\left(\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}\right)$
Receivers ........................................ -0.3 V to $\left(\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}\right)$
Power Dissipation 1520 mW
(derate $19.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )
$\emptyset_{\mathrm{JA}}$
$36.9^{\circ} \mathrm{C} / \mathrm{W}$
$\varnothing_{\mathrm{Jc}}$
$6.5^{\circ} \mathrm{C} / \mathrm{W}$

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

Due to the relatively large package size of the 100-pin quad flatpack, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below $40^{\circ} \mathrm{C}$ and $60 \%$ RH. If the parts are removed from the bag, they should be used within

## STORAGE CONSIDERATIONS

48 hours or stored in an environment at or below $20 \%$ RH. If the above conditions cannot be followed, the parts should be baked for four hours at $125^{\circ} \mathrm{C}$ in order to remove moisture prior to soldering. Sipex ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator card and desiccant pack. The humidity indicator should be below $30 \%$ RH.

## ELECTRICAL SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%$ unless otherwise noted. The denotes the specifications which apply over the full operating temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$, unless otherwise specified.

| PARAMETER | MIN. | TYP. | MAX. |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{1 \mathrm{~L}}$ |  |  | 0.8 | - | V |  |
| $\mathrm{V}_{\text {IH }}$ | 2.0 |  | - | - | V | $\square$ |
| LOGIC OUTPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{oL}}$ |  |  | 0.4 | - | V | IOUT $=-3.2 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OH }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}- \\ 0.6 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}- \\ 0.3 \end{gathered}$ |  | - | V | $1 O U T=1.0 \mathrm{~mA}$ |
| V. 28 DRIVER DC Parameters (Outputs) |  |  |  |  |  |  |
| Outputs |  |  |  |  |  |  |
| Open Circuit Voltage |  |  | $\pm 10$ | - | V | per Figure 1 |
| Loaded Voltage | $\pm 5.0$ |  |  | - | V | per Figure 2 |
| Short-Circuit Current |  |  | $\pm 100$ | - | mA | per Figure 4 |
| Power-Off Impedance | 300 |  |  | - | $\Omega$ | per Figure 5 |
| V. 28 DRIVER AC Parameters (Outputs) |  |  |  |  |  | $\mathrm{V}_{\text {cc }}=+3.3 \mathrm{~V}$ for AC parameters |
| Transition Time |  |  | 1.5 | - | $\mu \mathrm{s}$ | per Figure 6, +3V to -3V |
| Instantaneous Slew Rate |  |  | 30 |  | V/ $/$ s | per Figure 3 |
| Propagation Delay: $\mathrm{t}_{\text {PHL }}$ | 0.5 | 1.0 | 3.0 | - | $\mu \mathrm{s}$ |  |
| Propagation Delay: $\mathrm{t}_{\text {PLH }}$ | 0.5 | 1.0 | 3.0 | - | $\mu \mathrm{s}$ |  |
| Max.Transmission Rate | 120 | 230 |  | $\bullet$ | kbps |  |

#  

$\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=3 . \mathrm{BV} \pm 5 \%$ unless otherwise noted. The denotes the specifications which apply over the full operating temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$, unless otherwise specified.

| PARAMETER | MIN. | TYP. | MAX. |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V. 28 RECEIVER DC Parameters (Inputs) |  |  |  |  |  |  |
| Input Impedance | 3 |  | 7 | - | k $\Omega$ | per Figure 7 |
| Open-Circuit Bias |  |  | +2.0 | - | V | per Figure 8 |
| HIGH Threshold |  | 1.7 | 3.0 | - | V |  |
| LOW Threshold | 0.8 | 1.2 |  | - | V |  |
| V. 28 RECEIVER AC Parameters |  |  |  |  |  | $\mathrm{V}_{\text {cC }}=+3.3 \mathrm{~V}$ for AC parameters |
| Propagation Delay: $\mathrm{t}_{\text {PHL }}$ |  | 100 | 500 |  | ns |  |
| Propagation Delay: $\mathrm{t}_{\text {PLH }}$ |  | 100 | 500 |  | ns |  |
| Max Transmission Rate | 120 | 235 |  |  | kbps |  |
| V. 10 DRIVER DC Parameters (Outputs) |  |  |  |  |  |  |
| Open Circuit Voltage | $\pm 4.0$ |  | $\pm 6.0$ | - | V | per Figure 9 |
| Test-Terminated Voltage | $0.9 \mathrm{~V}_{\text {oc }}$ |  |  |  | V | per Figure 10 |
| Short-Circuit Current |  |  | $\pm 150$ |  | mA | per Figure 11 |
| Power-Off Current |  |  | $\pm 100$ | $\stackrel{\rightharpoonup}{*}$ | $\mu \mathrm{A}$ | per Figure 12 |
| V. 10 DRIVER AC Parameters (Outputs) |  |  | - |  |  | $\mathrm{V}_{\text {CC }}=+3.3 \mathrm{~V}$ for AC parameters |
| Transition Time |  |  | 200 | - | ns | per Figure 13; $10 \%$ to $90 \%$ |
| Propagation Delay: $\mathrm{t}_{\text {PHL }}$ |  | 100 | 500 | $\stackrel{ }{*}$ | ns |  |
| Propagation Delay: $\mathrm{t}_{\text {PLH }}$ |  | 100 | 500 | - | ns |  |
| Max Transmission Rate | 120 |  |  | - | kbps |  |
| V. 10 RECEIVER DC Parameters (Inputs) |  |  |  |  |  |  |
| Input Current | -3.25 |  | +3.25 |  | mA | per Figures 14 and 15 |
| Input Impedance | 4 |  |  | - | k $\Omega$ |  |
| Sensitivity |  |  | $\pm 0.3$ | - | V |  |
| V. 10 RECEIVER AC Parameters |  |  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ for AC parameters |
| Propagation Delay: $\mathrm{t}_{\text {PHL }}$ |  | 120 | 250 | - | ns |  |
| Propagation Delay: $\mathrm{t}_{\text {pLH }}$ |  | 120 | 250 | - | ns |  |
| Max Transmission Rate | 120 |  |  | - | kbps |  |


| PARAMETER | MIN. | TYP. | MAX. |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V. 11 DRIVER DC Parameters (Outputs) |  |  |  |  |  |  |
| Open Circuit Voltage ( $\mathrm{V}_{\text {oc }}$ ) |  |  | $\pm 6.0$ | - | V | per Figure 16 |
| Test Terminated Voltage | $\pm 2.0$ |  |  | - | V | per Figure 17 |
|  | $0.5\left(\mathrm{~V}_{\text {oc }}\right)$ |  |  | - | V |  |
| Balance |  |  | $\pm 0.4$ |  | V | per Figure 17 |
| Offset |  |  | +3.0 | - | V | per Figure 17 |
| Short-Circuit Current |  |  | $\pm 150$ | - | mA | per Figure 18 |
| Power-Off Current |  |  | $\pm 100$ | - | $\mu \mathrm{A}$ | per Figure 19 |
| V. 11 DRIVER AC Parameters (Outputs) |  |  |  |  |  | $\mathrm{V}_{\text {CC }}=+3.3 \mathrm{~V}$ for AC parameters |
| Transition Time |  |  | 10 | - | ns | per Figures 21 and 35; 10\% to $90 \%$ Using CL = 50pF; |
| Propagation Delay: $\mathrm{t}_{\text {PHL }}$ |  | 30 | 60 | - | ns | per Figures 32 and 35 |
| Propagation Delay: $\mathrm{t}_{\text {PLH }}$ |  | 30 | 60 | - | ns | per Figures 32 and 35 |
| Differential Skew | ? | 5 | 10 | - | ns | per Figures 32 and 35 |
| Max.Transmission Rate | 20 |  |  | - | Mbps |  |
| V. 11 RECEIVER DC Parameters (Inputs) |  |  |  |  |  |  |
| Common Mode Range | -7 |  | +7 | - | V |  |
| Sensitivity |  |  | $\pm 0.2$ | - | V |  |
| Input Current | -3.25 |  | $\pm 3.25$ |  | mA | per Figure 20 and 22; power on or off |
| Current w/ 100 Termination |  |  | $\begin{gathered} \pm 60.7- \\ 5 \end{gathered}$ |  | mA | per Figure 23 and 24 |
| Input Impedance | 4 |  |  | - | k $\Omega$ |  |
| V. 11 RECEIVER AC Parameters |  |  |  |  |  | $\mathrm{V}_{\mathrm{cC}}=+3.3 \mathrm{~V}$ for AC parameters Using CL $=50 \mathrm{pF}$ |
| Propagation Delay: $\mathrm{t}_{\text {PHL }}$ |  | 30 | 60 |  | ns | per Figures 32 and 37 |
| Propagation Delay: $\mathrm{t}_{\text {PLH }}$ |  | 30 | 60 |  | ns | per Figures 32 and 37 |
| Skew |  | 5 | 10 |  | ns | per Figure 32 |
| Max Transmission Rate | 20 |  |  |  | Mbps |  |

#  

$T_{A}=0$ to $70^{\circ} \mathrm{C}$ and $\mathrm{V}_{C C}=3.3 \mathrm{~V} \pm 5 \%$ unless otherwise noted. The denotes the specifications which apply over the full operating temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$, unless otherwise specified.

| PARAMETER | MIN. | TYP. | MAX. |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V. 35 DRIVER DC Parameters (Outputs) |  |  |  |  |  |  |
| Open Circuit Voltage |  |  | $\pm 1.20$ |  | V | per Figure 16 |
| Test Terminated Voltage | $\pm 0.44$ |  | $\pm 0.66$ |  | V | per Figure 25 |
| Offset |  |  | $\pm 0.6$ | - | V | per Figure 25 |
| Output Overshoot | $\begin{gathered} -0.2 \mathrm{~V}- \\ \text { st } \end{gathered}$ |  | $\begin{gathered} +0.2- \\ V_{\mathrm{ST}} \end{gathered}$ | - | V | per Figure 25; $\mathrm{V}_{\mathrm{ST}}=$ Steady state value |
| Source Impedance | 50 |  | 150 | - | $\Omega$ | per Figure 26; $\mathrm{Z}_{\mathrm{S}}=\mathrm{V}_{2} / \mathrm{V}_{1} \times 50$ |
| Short-Circuit Impedance | 135 |  | 165 |  | $\Omega$ | per Figure 27 |
| V. 35 DRIVER AC Parameters (Outputs) |  |  |  |  |  | $\mathrm{V}_{\mathrm{cc}}=+3.3 \mathrm{~V}$ for AC parameters |
| Transition Time |  |  | 20 | - | ns |  |
| Propagation Delay: $\mathrm{t}_{\text {PHL }}$ |  | 30 | 60 | - | ns | per Figures 32 and 35; $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Propagation Delay: $\mathrm{t}_{\text {PLH }}$ |  | 30 | 60 | - | ns | per Figures 32 and 35; $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Differential Skew |  |  | 5 | - | ns | per Figures 32 and 35; $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Max.Transmission Rate | 20 |  |  | - | Mbps | - |
| V. 35 RECEIVER DC Parameters (Inputs) |  |  |  |  |  |  |
| Sensitivity |  | $\pm 50$ | $\pm 200$ | - | mV |  |
| Source Impedance | 90 |  | 110 |  | $\Omega$ | per Figure $29 ; \mathrm{Z}_{\mathrm{S}}=\mathrm{V}_{2} / V_{1} \times 50 \Omega$ |
| Short-Circuit Impedance | 135 |  | 165 |  | $\Omega$ | per Figure 30 |
| V. 35 RECEIVER AC Parameters |  |  |  |  |  | $\mathrm{V}_{\mathrm{cC}}=+5 \mathrm{~V}$ for AC parameters |
| Propagation Delay: $\mathrm{t}_{\text {PHL }}$ |  | 30 | 60 |  | ns | per Figures 32 and 37; $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Propagation Delay: $\mathrm{t}_{\text {PLH }}$ |  | 30 | 60 |  | ns | per Figures 32 and $37 ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Skew |  | 5 | 10 |  | ns | per Figures 32; $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Max.Transmission Rate | 20 |  |  |  | Mbps |  |
| TRANSCEIVER LEAKAGE CURRENTS |  |  |  |  |  |  |
| Driver Output 3-State Current |  |  | 200 |  | $\mu \mathrm{A}$ | per Figure 31; Drivers disabled |
| Receiver Output 3-State Current |  | 1 | 10 |  | $\mu \mathrm{A}$ | $D_{x}=111$ |

## 

$T_{A}=0$ to $70^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%$ unless otherwise noted. The denotes the specifications which apply over the full operating temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$, unless otherwise specified.

| PARAMETER | MIN. | TYP. | MAX. |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{cc}}$ | 3.15 | 3.3 | 3.45 |  | V |  |
| $\mathrm{I}_{\mathrm{cc}}$ (No Mode Selected) |  | 1 |  | $\checkmark$ | $\mu \mathrm{A}$ | All $\mathrm{l}_{\mathrm{cc}}$ values are with $\mathrm{V}_{\mathrm{cc}}=+3.3 \mathrm{~V}$ |
| V.28/RS-232) |  | 95 |  | - | mA | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{kbps}$; Drivers active \& loaded |
| (V.11/RS-422) |  | 230 |  | $\checkmark$ | mA | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{Mbps}$; Drivers active \& loaded |
| (EIA-530 \& RS-449) |  | 270 |  | - | mA | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{Mbps}$; Drivers active \& loaded |
| (V.35) |  | 170 |  | - | mA | $\begin{aligned} & \mathrm{V} .35 @ \mathrm{fl}_{\mathrm{N}}=20 \mathrm{Mbps}, \mathrm{~V} .28 @ \\ & 230 \mathrm{kbpss} \end{aligned}$ |

#  

$\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER DELAY TIME BETWEEN ACTIVE MODE AND TRI-STATE MODE |  |  |  |  |  |
| RS-232N. 28 <br> tpzL; Tri-state to Output LOW $\mathrm{t}_{\text {PZH; }}$; Tri-state to Output HIGH tplz; Output LOW to Tri-state $t_{\text {pHz }}$; Output HIGH to Tri-state |  | $\begin{aligned} & 0.70 \\ & 0.40 \\ & 0.20 \\ & 0.40 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ | $C_{L}=100$ pF, Fig. 33 \& 39; $S_{1}$ closed <br> $C_{L}=100$ pF, Fig. $33 \& 39 ; S_{2}$ closed <br> $C_{L}=100$ pF, Fig. $33 \& 39 ; S_{1}$ closed <br> $C_{L}=100$ pF, Fig. $33 \& 39 ; S_{2}$ closed |
| RS-423/V. 10 <br> tpzL; Tri-state to Output LOW tpzH; Tri-state to Output HIGH tplz; Output LOW to Tri-state $t_{\text {pHz }}$; Output HIGH to Tri-state |  | $\begin{aligned} & 0.15 \\ & 0.20 \\ & 0.20 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & C_{\mathrm{L}}=100 \mathrm{pF}, \text { Fig. } 33 \& 39 ; \mathrm{S}_{1} \text { closed } \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \text { Fig. } 33 \text { \& 39; } \mathrm{S}_{2} \text { closed } \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \text { Fig. } 33 \text { \& 39; } \mathrm{S}_{1} \text { closed } \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \text { Fig. } 33 \& 39 ; \mathrm{S}_{2} \text { closed } \end{aligned}$ |
| RS-422/N. 11 <br> tpzL; Tri-state to Output LOW <br> tpzH; Tri-state to Output HIGH tplz; Output LOW to Tri-state $t_{\text {PHz }}$; Output HIGH to Tri-state |  | $\begin{aligned} & 2.80 \\ & 0.10 \\ & 0.10 \\ & 0.10 \end{aligned}$ | $\begin{gathered} 10.0 \\ 2.0 \\ 2.0 \\ 2.0 \end{gathered}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ <br> us | $C_{L}=100$ pF, Fig. 33 \& 36; $S_{1}$ closed <br> $C_{L}=100$ pF, Fig. $33 \& 36 ; S_{2}$ closed <br> $\mathrm{C}_{\mathrm{L}}=15$ pF, Fig. 33 \& 36; $\mathrm{S}_{1}$ closed <br> $C_{L}=15 p F$, Fig. 33 \& 36; $S_{2}$ closed |
| V. 35 <br> tpzL; Tri-state to Output LOW tpzH; Tri-state to Output HIGH tplz; Output LOW to Tri-state $t_{\text {pHz }}$; Output HIGH to Tri-state |  | $\begin{aligned} & 2.60 \\ & 0.10 \\ & 0.10 \\ & 0.15 \end{aligned}$ | $\begin{gathered} 10.0 \\ 2.0 \\ 2.0 \\ 2.0 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ | $C_{L}=100$ pF, Fig. 33 \& 36; $S_{1}$ closed <br> $C_{L}=100$ pF, Fig. $33 \& 36 ; S_{2}$ closed <br> $C_{L}=15 p F$, Fig. $33 \& 36 ; S_{1}$ closed <br> $C_{L}=15 p F$, Fig. $33 \& 36 ; S_{2}$ closed |

RECEIVER DELAY TIME BETWEEN ACTIVE MODE AND TRI-STATE MODE

| RS-232/N. 28 <br> tpzL; Tri-state to Output LOW tpzh; Tri-state to Output HIGH tpLz; Output LOW to Tri-state $\mathrm{t}_{\mathrm{PHz}}$; Output HIGH to Tri-state | $\begin{aligned} & 0.12 \\ & 0.10 \\ & 0.10 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & C_{L}=100 \mathrm{pF} \text {, Fig. } 34 \& 37 ; \mathrm{S}_{1} \text { closed } \\ & C_{L}=100 \mathrm{pF} \text {, Fig. } 34 \& 37 ; \mathrm{S}_{2} \text { closed } \\ & C_{L}=100 \mathrm{pF} \text {, Fig. } 34 \& 37 ; S_{1} \text { closed } \\ & C_{L}=100 \mathrm{pF} \text {, Fig. } 34 \& 37 ; \mathrm{S}_{2} \text { closed } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| RS-423/V. 10 |  |  |  |  |
| tpzL; Tri-state to Output LOW | 0.10 | 2.0 | $\mu \mathrm{s}$ | $C_{L}=100 \mathrm{pF}$, Fig. 34 \& 37; $\mathrm{S}_{1}$ closed |
| tpzH; Tri-state to Output HIGH | 0.10 | 2.0 | $\mu \mathrm{s}$ | $C_{L}=100 \mathrm{pF}$, Fig. 34 \& 37; $\mathrm{S}_{2}$ closed |
| tpLz; Output LOW to Tri-state | 0.10 | 2.0 | us | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, Fig. 34 \& 37; $\mathrm{S}_{1}$ closed |
| tpHz; Output HIGH to Tri-state | 0.10 | 2.0 | $\mu \mathrm{s}$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, Fig. 34 \& 37; $\mathrm{S}_{2}$ closed |





KTTIC http://wwnstskotidideovem


KTTIC http://wwws ksositifiverabm

| Driver Output Pin | V. 35 Mode | EIA-530 <br> Mode | $\begin{aligned} & \text { RS-232 } \\ & \text { Mode } \\ & \text { (V.28) } \end{aligned}$ | EIA-530A Mode | $\begin{gathered} \text { RS-449 } \\ \text { Mode } \\ \text { (V.36) } \end{gathered}$ | X. 21 Mode (V.11) | Shutdown | Suggested Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE (D0, D1, D2) | 001 | 010 | 011 | 100 | 101 | 110 | 111 |  |
| T,OUT(a) | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | TxD (a) |
| T, OUT(b) | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | TxD(b) |
| $\mathrm{T}_{2} \mathrm{OUT}(\mathrm{a})$ | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | TxCE(a) |
| $\mathrm{T}_{2} \mathrm{OUT}(\mathrm{b})$ | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | TxCE(b) |
| $\mathrm{T}_{3} \mathrm{OUT}(\mathrm{a})$ | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | TxC_DCE(a) |
| $\mathrm{T}_{3} \mathrm{OUT}(\mathrm{b})$ | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | TxC_DCE(b) |
| $\mathrm{T}_{4} \mathrm{OUT}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | RTS(a) |
| $\mathrm{T}_{4} \mathrm{OUT}(\mathrm{b})$ | High-Z | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | RTS(b) |
| $\mathrm{T}_{5} \mathrm{OUT}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 10 | V. 11 | V. 11 | High-Z | DTR(a) |
| $\mathrm{T}_{5}$ OUT(b) | High-Z | V. 11 | High-Z | High-Z | V. 11 | V. 11 | High-Z | DTR(b) |
| $\mathrm{T}_{6} \mathrm{OUT}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | DCD_DCE(a) |
| $\mathrm{T}_{6} \mathrm{OUT}(\mathrm{b})$ | High-Z | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | DCD_DCE(b) |
| T7 OUT(a) | V. 28 | V. 10 | V. 28 | V. 10 | V. 10 | High-Z | High-Z | RL |
| $\mathrm{T}_{8} \mathrm{OUT}(\mathrm{a})$ | V. 28 | V. 10 | V. 28 | V. 10 | V. 10 | High-Z | High-Z | LL |

Table 1. Driver Mode Selection

## SP3508 Receiver Table

| Receiver Input Pin | V. 35 Mode | EIA-530 <br> Mode | RS-232 <br> Mode <br> (V.28) | EIA-530A Mode | $\begin{aligned} & \text { RS-449 } \\ & \text { Mode } \\ & \text { (V.36) } \end{aligned}$ | X. 21 Mode (V.11) | Shutdown | Suggested Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE (D0, D1, D2) | 001 | 010 | 011 | 100 | 101 | 110 | 111 |  |
| $\mathrm{R}_{1} \mathrm{IN}(\mathrm{a})$ | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | RxD(a) |
| $\mathrm{R}_{1} \mathrm{IN}(\mathrm{b})$ | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | RxD(b) |
| $\mathrm{R}_{2} \mathrm{IN}(\mathrm{a})$ | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | $\mathrm{RxC}(\mathrm{a})$ |
| $\mathrm{R}_{2} \mathrm{IN}(\mathrm{b})$ | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | $\mathrm{RxC}(\mathrm{b})$ |
| $\mathrm{R}_{3} \mathrm{IN}(\mathrm{a})$ | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | TxC_DTE(a) |
| $\mathrm{R}_{3} \mathrm{IN}(\mathrm{b})$ | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | TxC_DTE(b) |
| $\mathrm{R}_{4} \mathrm{IN}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | CTS(a) |
| $\mathrm{R}_{4} \mathrm{IN}(\mathrm{b})$ | High-Z | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | CTS(b) |
| $\mathrm{R}_{5} \mathrm{IN}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 10 | V. 11 | V. 11 | High-Z | DSR(a) |
| $\mathrm{R}_{5} \mathrm{IN}(\mathrm{b})$ | High-Z | V. 11 | High-Z | High-Z | V. 11 | V. 11 | High-Z | DSR(b) |
| $\mathrm{R}_{6} \mathrm{IN}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | DCD_DTE(a) |
| $\mathrm{R}_{6} \mathrm{IN}(\mathrm{b})$ | High-Z | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | DCD_DTE(b) |
| $\mathrm{R}_{7} \mathrm{IN}(\mathrm{a})$ | V. 28 | V. 10 | V. 28 | V. 10 | V. 10 | High-Z | High-Z | RI |
| $\mathrm{R}_{8} \mathrm{IN}(\mathrm{a})$ | V. 28 | V. 10 | V. 28 | V. 10 | V. 10 | High-Z | High-Z | TM |

Table 2. Receiver Mode Selection


Figure 1. V. 28 Driver Output Open Circuit Voltage


Figure 3. V. 28 Driver Output Slew Rate


Figure 5. V. 28 Driver Output Power-Off Impedance


Figure 2. V. 28 Driver Output Loaded Voltage


Figure 4. V. 28 Driver Output Short-Circuit Current


Figure 6. V. 28 Driver Output Rise/Fall Times

KTTIC http://www.kttic.com


Figure 7. V. 28 Receiver Input Impedance
Figure 8. V. 28 Receiver Input Open Circuit Bias


Figure 9. V. 10 Driver Output Open-Circuit Voltage


Figure 11. V. 10 Driver Outpıfighnortle.incilit DuivemOutput Power-Off Current

KTTIC http://www.kttic.com


Figure 13. V. 10 Driver Output Transition Time


Figure 15. V. 10 Receiver Input IV Graph


Figure 17. V. 11 Driver Output Test Terminated Voltage


Figure 14. V. 10 Receiver Input Current


Figure 16. V. 11 Driver Output Open-Circuit Voltage


Figure 18. V. 11 Driver Output Short-Circuit Current

## KTTIC attp://www.kttic.com



Figure 19. V. 11 Driver Output Power-Off Current

Figure 21. V. 11 Driver Output Rise/Fall Time



Figure 20. V. 11 Receiver Input Current


Figure 22. V. 11 Receiver Input IV Graph


Figure 26. V. 35 Driver Output Source Impedance


Figure 24. V.11 Receiver Input Graph with Termination


Figure 25. V. 35 Driver Output Test Terminated Voltage


Figure 27. V. 35 Driver Output Short-Circuit Impedance

# KTTIC http://www.kttic.com 



Figure 28. V. 35 Driver Output Rise/Fall Time


Figure 29. V. 35 Receiver Input Source Impedance


Figure 30. V. 35 Receiver Input Short-Circuit Impedance


Figure 31. Driver Output Leakage Current Test


Figure 32. Driver/Receiver Timing Test Circuit

Figure 33. Driver Timing Test Load Circuit
Figure 34. Receiver Timing Test Load Circuit

$t_{\text {SKEW }}=\left|{ }^{t_{\text {DPLH }}}-\mathrm{t}_{\text {DPHL }}\right|$
Figure 35. Driver Propagation Delays


Figure 36. Driver Enable and Disable Times
$\square$
Figure 37. Receiver Propagation Delays

# KTTIC http://www,kttic. 



Figure 38. Receiver Enable and Disable Times


Figure 39. V. 28 (RS-232) and V. 10 (RS-423) Driver Enable and Disable Times

# KTTH. .http://www.kttic.com 



Figure 40. Typical V. 10 Driver Output Waveform.


Figure 41. Typical V. 11 Driver Output Waveform.


Figure 42. Typical V. 28 Driver Output Waveform.


Figure 43. Typical V. 35 Driver Output Waveform.

KTTIC http://www.kttic.com


Figure 44. Functional Diagram

The SP3508 contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP3508 offers the hardware interface modes for RS-232 (V.28), RS-449/V. 36 (V. 11 and V.10), EIA-530 (V. 11 and V.10), EIA-530A (V. 11 and V.10), V. 35 (V. 35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP3508 has eight drivers, eight receivers, and Sipex's patented on-board charge pump $(5,306,954)$ that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, failsafe when inputs are either open or shorted.

## THEORY OF OPERATION

The SP3508 device is made up of

1) the drivers
2) the receivers
3) charge pumps
4) DTE/DCE switching algorithm
5) control logic.

## Drivers

The SP3508 has eight enhanced independent drivers. Control for the mode selection is done via a three-bit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1.

There are four basic types of driver circuits -ITU-T-V. 28 (RS-232), ITU-T-V. 10 (RS-423), ITU-T-V. 11 (RS-422), and CCITT-V. 35.

The V. 28 (RS-232) drivers output single-ended signals with a minimum of $\pm 5 \mathrm{~V}$ (with $3 \mathrm{k} \Omega$ \& 2500 pF loading), and can operate over 120kbps. Since the SP3508 uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed $\pm 10 \mathrm{~V}$. The V. 28 driver architecture is similar to Sipex's standard line of RS232 transceivers.

The RS-423 (V.10) drivers are also single-ended signals which produce open circuit $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ measurements of $\pm 4.0 \mathrm{~V}$ to $\pm 6.0 \mathrm{~V}$. When terminated with a $450 \Omega$ load to ground, the driver output will not deviate more than $10 \%$ of the open circuit value. This is in compliance of the ITU V. 10 specification. The V. 10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V. 10 driver can transmit over 120 Kbps if necessary.

The third type of drivers are V. 11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain $\pm 2 \mathrm{~V}$ differential output levels with a load of $100 \Omega$. The strength allows the SP3508 differential driver to drive over long cable lengths with minimal signal degradation. The V. 11 drivers are used in RS449, EIA-530, EIA-530A and V. 36 modes as Category I signals which are used for clock and data. Sipex's new driver design over its predecessors allow the SP3508 to operate over 20Mbps for differential transmission.

The fourth type of drivers are V. 35 differential drivers. There are only three available on the SP3508 for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550 mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ depending on load conditions. This termination network is basically a "Y" configuration consisting of two $51 \Omega$ resistors connected in series and a $124 \Omega$ resistor connected between the two $50 \Omega$ resistors to GND. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on Figure 44. The enable pins have internal pull-up and pulldown devices, depending on the active polarity of the receiver, that enable the driver upon poweron if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL or CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately $500 \mathrm{k} \Omega$.

## Receivers

The SP3508 has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application.

Like the drivers, the receivers are prearranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics
will change to support the required serial interface protocols of the receivers. Table 1 shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits-ITU-T-V . 28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of $\pm 15 \mathrm{~V}$ and can receive signals downs to $\pm 3 \mathrm{~V}$. The input sensitivity complies with RS-232 and V. 28 at $\pm 3 \mathrm{~V}$. The input impedance is $3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$ in accordance to RS232 and V.28. The receiver output produces a TTL/CMOS signal with a +2.4 V minimum for a logic " 1 " and a +0.4 V maximum for a logic " 0 ". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V. 35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V. 10 and CCITT-V. 35 depending on its input conditions. This receiver has a typical input impedance of $10 \mathrm{k} \Omega$ and a differential threshold of less than $\pm 200 \mathrm{mV}$, which complies with the ITU-T-V. 11 (RS-422) specifications. V. 11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X. 21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V. 10 circuits. The differential V. 11 transceiver has improved architecture that allows over 20Mbps transmission rates.

Receivers dedicated for data and clock ( RxD , RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically $120 \Omega$ connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed $100 \Omega$, thus complying with the V. 11 and RS-422 specifications. This resistor is invoked when the receiver is operating as a $V .11$ receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X. 21.

The same receivers also incorporate a termination network internally for V. 35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two $51 \Omega$ resistors connected in series and a $124 \Omega$ resistor connected between the two $50 \Omega$ resistors and GND. The receiver itself is identical to the V. 11 receiver.

The differential receivers can be configured to be ITU-T-V. 10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V. 10 receivers can operate over 120 Kbps and are used in RS-449/V.36, E1A530, E1A-530A and X. 21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/ disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on Figure 44. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V. 28 and V. 10 receivers, there are internal $5 \mathrm{k} \Omega$ pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

## CHARGE PUMP

SP3508 uses an internal capacitive charge pump to generate Vdd and Vss. The design is Sipex patented $(5,306,954)$ four-phased voltage shifting charge pump converters that converts the input voltage of 3.3 V to nominal output voltages of $+/-6 \mathrm{~V}$ (Vdd \& Vss1). SP3508 also includes an inverter block that inverts Vcc to-Vcc (Vss2). There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

## 4-phased doubler pump

## Phase 1

$-\mathrm{V}_{\text {SS } 1}$ charge storage -During this phase of the clock cycle, the positive side of capacitors C 1 and C 2 are initially charged to $\mathrm{V}_{\mathrm{CC}} . \mathrm{C} 1+$ is then switched to ground and the charge in C1- is transferred to C2-. Since C2+ is connected to $\mathrm{V}_{\mathrm{CC}}$, the voltage potential across capacitor C 2 is now $2 \mathrm{xV}_{\mathrm{CC}}$.


Figure 45. Charge Pump-Phase 1.

# KTTIG http://מwaw_-kttic.com 

## Phase 2

$-\mathrm{V}_{\mathrm{SS} 1}$ transfer -Phase two of the clock connects the negative terminal of C 2 to the $\mathrm{V}_{\mathrm{SS} 1}$ storage capacitor and the positive terminal of C 2 to ground, and transfers the negative generated voltage to $\mathrm{C}_{\mathrm{VSS} 1}$. This generated voltage is regulated to -5.5 V . Simultaneously, the positive side of the capacitor C 1 is switched to $\mathrm{V}_{\mathrm{CC}}$ and the negative side is connected to ground.


Figure 46. Charge Pump-Phase 2.

## Phase 3

$-\mathrm{V}_{\mathrm{DD}}$ charge storage -The third phase of the clock is identical to the first phase-the charge transferred in C 1 produces $-\mathrm{V}_{\mathrm{CC}}$ in the negative terminal of C 1 which is applied to the negative side of the capacitor C 2 . Since $\mathrm{C} 2+$ is at $\mathrm{V}_{\mathrm{CC}}$, the voltage potential across C 2 is $2 \mathrm{xV}_{\mathrm{CC}}$.


Figure 47.Charge Pump - Phase 3.

## Phase 4

$-\mathrm{V}_{\mathrm{DD}}$ transfer -The fourth phase of the clock connects the negative terminal of C 2 to ground, and transfers the generated 5.5 V across C 2 to $\mathrm{C}_{\mathrm{VDD}}$, the $\mathrm{V}_{\mathrm{DD}}$ storage capacitor. This voltage is regulated to +5.5 V . At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor C 1 is switched to $\mathrm{V}_{\mathrm{CC}}$ and the negative side is connected to ground, and the cycle begins again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present. Since both $V+$ and $V$ - are separately generated from $V_{C C}$; in a no-load condition $V+$ and $V$ - will be symmetrical. Older charge pump approaches that generate V - from $\mathrm{V}+$ will show a decrease in the magnitude of
V- compared to V+ due to the inherent inefficiencies in the design. The clock rate for the charge pump typically operates at 250 kHz . The external capacitors can be as low as $1 \mu \mathrm{~F}$ with a 16 V breakdown voltage rating.

KTT1G http://_Nowtic.com


Figure 48. Charge Pump-Phase 4.

## 2-phased inverter pump

## Phase 1

Please refer to figure below: In the first phase of the clock cycle, switches S2 and S4 are opened and S1 and S3 closed. This connects the flying capacitor, C3, from Vin to ground. C3 charge up to the input voltage applied at Vcc.

## Phase 2

In the second phase of the clock cycle, switches S2 and S4 are closed and S1 and S3 are opened. This connects the flying capacitor, C3, in parallel with the output capacitor, $\mathrm{C}_{\text {VSS2 }}$. The Charge stored in C3 is now transferred to $\mathrm{C}_{\mathrm{VSS} 2}$. Simultaneously, the negative side of $\mathrm{C}_{\mathrm{VSS} 2}$ is connected to $\mathrm{V}_{\mathrm{SS} 2}$ and the positive side is connected to ground. With the voltage across $\mathrm{C}_{\mathrm{VSS} 2}$ smaller than the voltage across C 3 , the charge flows from C 3 to $\mathrm{C}_{\mathrm{VSS} 2}$ until the voltage at the $\mathrm{V}_{\mathrm{SS} 2}$ equals $-\mathrm{V}_{\mathrm{CC}}$.


Figure 49. Circuit for an Ideal Voltage Inverter.

## KTTIC http：／／www．kttic．com

uo！̣eıodıoう xəd！S ャ00乙 $\ddagger$ पదฺ！ィKdoう（

| 10 (10) | $\begin{array}{r} 410 q \\ \text { גəч!əə əsn } \end{array}$ | $\begin{aligned} & \text { pou '()X } \\ & L Z^{\prime} X_{* *} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  <br>  <br>  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N 3 W 1 | $\angle 1$ |
|  |  |  | 7 | しーレ | 8て＇＾ | 0 | 77 | 01＾＾ | 81 | 77 | 01＾＾ | 81 | 77 | 8で＾ | †9 | （ $\forall$ ）W $\perp$ | 8 －дөп！әәуу | W 1 | $9 \downarrow$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \＃Nヨつ1 | 91 |
|  |  |  | N | 0ヶL | 8て＇＾ | † | 7 | 01＾＾ | LZ | 7 l | $0{ }^{\circ} \wedge$ | 12 | 7 | $8 \chi^{\prime} \wedge$ | $\varepsilon 9$ | ग1 |  | Iप | $9 \downarrow$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 19 | （g）$\perp$ पУ |  | \＃Nヨ1＞y | Sl |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 29 | （ $\forall$ ） 1 पУ | 9 －өл！әәәу | ヨ10 000 | カ |
|  |  |  |  |  |  | $0 \varepsilon$ | （a） d $_{1}$ | レ゙へ | £ | （g）वכ | L゙へ |  |  |  | 89 | （8）WO |  | \＃NヨWO | † |
|  |  |  | H | 801 | 8て＇＾ | Z | （ $\forall$ ）$\ 1$ | いへへ | 02 | （ $\forall$ ）${ }^{\text {a }}$ | い1．＾ | 02 | 03 | 8て＇＾ | 69 | （ $\forall$ ）WO |  | ySa | $\varepsilon \dagger$ |
| OL | （g） | いやへ |  |  |  | ¢ | （g） S | いへへ | 61 | （g） VO | い＇へ |  |  |  | 99 | （g）So |  | \＃N 3 S 5 | عا |
| $\varepsilon$ | （ $\forall$ ） 0 | レへへ | 0 | S01 | 8て＇＾ | $L$ | （ $\forall$ ） Sy | 以へへ | $\checkmark$ | （ $\forall$ ）$\forall \bigcirc$ | 以へ | $\dagger$ | $\forall \bigcirc$ | $8 \mathrm{~B}^{\prime} \wedge$ | LS | （ ）$^{\text {S }}$ ） | $\dagger$ †өл！әәәу | S 10 | てt |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \＆G | （g）$\times$ ¢ |  | \＃NヨJX」 | Z1 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Gs | （ $\forall$ ）$\times \times$ | $\varepsilon^{-1 \text {－поәәәу }}$ | 0×1 | Lt |
| ＊＊＊ | （g）X | い「へ | M | عしL | ¢ $\chi^{\prime} \wedge$ | $9 \varepsilon$ | （9）$\perp 1$ | い゙へ | IL | （g） Va | い！ |  |  |  | 19 | （9）$\perp$ y |  | \＃Nヨ14 | 11 |
| $* * L$ | （ $\forall$ ） X | じへ | ก | とレL | ¢ $\varepsilon^{\prime} \wedge$ | $\angle$ | （ $\forall$ ）$\perp 1$ | 以へへ | †て | （ $\forall$ ） VO | いへ | $\dagger 乙$ | $\forall \square$ |  | Z9 | （V）$\perp$ |  | Jxy | 0 |
| 6 | （g）$\perp$ | い＇へ | S | ع01 | ¢ $\varepsilon^{\prime} \wedge$ | Z2 | （a）as | いへへ | tl | （g） Vg | いへへ |  |  |  | 67 | （9）ay |  | \＃Nヨay | 01 |
| Z | （ $\forall$ ）$\perp$ | いいへ | d | ع01 | ¢ $\varepsilon^{\prime} \wedge$ | t | （ $\forall$ ） SS | いへへ | 2 | （ $\forall$ ） Vg | い | Z | $\forall 8$ | 8で＾ | 09 | （ $\checkmark$ ）${ }^{\text {d }}$ | $\square^{-}$ләл！әәәу | axy | $6 \varepsilon$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \＃N377 | 6 |
|  |  |  | NN | てヤレ | 8でへ | 81 | W 1 | 01゙へ | 92 | W L | 01．$\wedge$ | SZ | WI | 8て＇へ | 99 | （V） 77 | $8{ }^{-1 \text { ләлио }}$ | 77 | $8 \varepsilon$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N37y | 8 |
|  |  |  | $\Gamma$ | GZ1 | 8で＾ |  |  |  |  |  |  | Z2 | ヨО | $8 \mathrm{~B}^{\prime} \wedge$ | $\angle 9$ | （ $\forall$ ） 7 प | L－лөлиа | 7 | L |
|  |  |  |  |  |  | $1 \varepsilon$ |  | い゙へ | 01 | （g）$\ddagger 0$ | い $1 \times$ |  |  |  | LL | （g）วบบ |  | Nヨว४บ | $L$ |
|  |  |  | $\pm$ | 601 | 8て＇＾ | ع | （ $\forall$ ）$¢$ y | レ＇へ | 8 | （ $\forall$ ）$\ddagger$ O | いへ | 8 | $\pm 0$ | $8 \mathrm{C}^{\prime} \wedge$ | 62 | （ $\forall$ ） | $9^{-1}$－лй | 300 000 | 98 |
|  |  |  |  |  |  | 62 | （a）WO | レ゙へ | Z2 | （g） 3 － | いへ |  |  |  | $\angle 8$ | （9）${ }^{\text {l }}$ I |  | NヨyI | 9 |
|  |  |  | $\exists$ | LOL | 8で＾ | IL | （ $\forall$ ）WO | じへ | 9 | （V）${ }^{\text {a }}$ | いへ | 9 | כ0 | 8て＇＾ | 98 | （ $\forall$ ） $\mathrm{l}^{\text {I }}$ | $\mathrm{s}^{-1 ə л \text { ¢ }}$ | Y10 | 98 |
| Z1 | （8） | い＇へ |  |  |  | $L Z$ | （g） 50 | いへへ | عl | （8）8ว | いへへ |  |  |  | $\varepsilon 8$ | （9） sy |  | N 3 S | G |
| G | （ $\forall$ ） | いへへ | 0 | 901 | 8て＇へ | 6 | （ $\forall$ ） S ） | じへ | G | （ $\forall$ ） $\mathrm{g}^{\text {a }}$ | いへ | G | 95 | 8て＇へ | 18 | （ $\forall$ ） S | $\dagger^{-1 \text { ®өлиの }}$ | SIY | $\dagger \varepsilon$ |
| عا | （g） | いしへ | V | カレL | ¢ $\underbrace{\prime} \wedge$ | £Z | （g） 15 | じへ | Z | （g） a | いへ |  |  |  | 16 | （9） 15 |  | Nヨ1s | $\dagger$ |
| 9 | （ $\forall$ ） S | いやへ | $\lambda$ | カレL | ¢ $\varepsilon^{\prime \prime} \wedge$ | 9 | （ $V$ ）$\perp$ S | じへ | Sl | （ $\forall$ ） 80 | いくへ | SI | 80 | $8 \mathrm{~B}^{\prime} \wedge$ | 68 | （ $V$ ） 15 | $\varepsilon^{-1}$ ¢өлио | IS | $\varepsilon \varepsilon$ |
| ＊＊＊ | （g）8 | しいへ | X | GIL | ¢ $\varepsilon^{\prime} \wedge$ | 92 | （g） 1 y | じへ | 6 | （8）00 | いへ |  |  |  | 96 | （g）$\perp 1$ |  | N311 | $\varepsilon$ |
| ＊＊ | （ $\forall$ ） 8 | いい | $\wedge$ | SLL | ¢ $\varepsilon^{\prime} \wedge$ | 8 | （ $\forall$ ）$\perp$ Y | じへ | L1 | （ $\forall$ ） O | 以号 | 21 | 00 | 8て＇＾ | $\varepsilon 6$ | （ $\forall$ ）$\perp \perp$ | $\tau^{-1 ө л и ̆}$ | ヨ $\times 1$ | 乙¢ |
| IL | （g）${ }^{\text {d }}$ | い「へ | 1 | tol | ¢ع＇＾ | †て | （a）ay | いへへ | 91 | （g）89 | いへへ |  |  |  | 66 | （9）as |  | N30S | 2 |
| $\checkmark$ | （ $\forall$ ）${ }^{\text {y }}$ | い゙へ | y | tol | ¢ $\varepsilon^{\prime} \wedge$ | 9 | （ $\forall$ ） ay $^{1}$ | じへ | $\varepsilon$ | （ $\forall$ ） 98 | い1＾ | $\varepsilon$ | 88 | $8 \chi^{\prime} \wedge$ | 26 | （ $)^{\text {as }}$ | $\square^{-1 \text { дөлй }}$ | 0×1 | $1 \varepsilon$ |
| $\begin{aligned} & \text { (t)uld } \\ & \text { sl-gd } \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { गu } \\ \text { ourouw } \end{array}$ | $\begin{aligned} & \text { әd } \wedge_{\perp} \\ & \text { ןeubis } \\ & \hline \end{aligned}$ | $\begin{gathered} (-1) \text { uld d } \\ \text { b\&W } \end{gathered}$ | $\begin{gathered} \text { ग!u } \\ \text { omauw } \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { od } K_{\perp} \\ \text { ןeub!s } \end{array}$ | $\begin{aligned} & \text { (y)uld } \\ & \angle \varepsilon-\text { god } \end{aligned}$ | $\begin{array}{c\|} \text { गıu } \\ \text { ouxauw } \end{array}$ | $\begin{array}{\|l\|} \hline \text { әdK } \\ \text { ןeub!s } \end{array}$ | $\begin{array}{\|l} \hline \text { (-) uld } \\ \text { sz-90 } \\ \hline \end{array}$ | ग！u ouəun | $\begin{array}{\|l} \hline \begin{array}{l} \text { adK। } \\ \text { ןeub!s } \end{array} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { ( }- \text { uld } \\ \mathrm{cz}-\mathrm{ga} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { गun } \\ \text { ouivur } \end{array}$ | $\begin{array}{\|l\|} \hline \text { adK। } \\ \text { edub! } \\ \hline \end{array}$ |  | गuouruw u！d | ！！nou！ | गuouzuw u！d | $\underset{\substack{\text { Iequinn } \\ \text { uld }}}{ }$ |
|  | LZ＇X |  |  | ¢8＇＾ |  |  | $6 \mathrm{tt-S-4}$ |  |  | 0¢G－Vİ |  |  | $\wedge 10$ 乙とて | －sy | $\begin{array}{r} 1070 \\ -10 \mathrm{ol} \end{array}$ | כәuuoo |  | ग！ 607 məts／S | － |



## KTTIC http：／／www．kttic．com

| $\|\vec{\lambda}\|$ | $\stackrel{\rightharpoonup}{\text { a }}$ | जे जे | $\stackrel{\rightharpoonup}{\sim}$ | $\stackrel{\rightharpoonup}{\text { ¢ }}$ | $\stackrel{\rightharpoonup}{\omega}$ | $\stackrel{\rightharpoonup}{\omega}$ | $\stackrel{\rightharpoonup}{N} \stackrel{ }{ }$ | $\pm \stackrel{\rightharpoonup}{ \pm}$ | $\rightarrow \stackrel{\rightharpoonup}{0}$ | $\stackrel{\rightharpoonup}{\circ} \stackrel{ }{6}$ | $\omega$ | $\bigcirc{ }_{\circ}^{\circ}$ | $\infty$ | $\stackrel{\rightharpoonup}{\nu}$ | $\omega$ | $\bigcirc$ | $\stackrel{\omega}{0}$ | Or ${ }_{+}^{+}$ | $\rightarrow$ | $\stackrel{\omega}{\omega}$ | $\omega \stackrel{\sim}{N}$ | N | $\stackrel{\omega}{-}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\lvert\, \begin{array}{c\|c} -1 & \\ 3 & -1 \\ \vdots & 3 \\ z & 3 \end{array}\right.$ | $\left\lvert\, \begin{aligned} & \bar{o} \\ & \sum_{\#} \\ & \hline \end{aligned}\right. \text { 증 }$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 霍仿 |  |  | （1） | 0 | － | $\begin{aligned} & 0 \\ & 0 \\ & m \\ & z \end{aligned}$ |  |  |  |
|  |  | $\begin{aligned} & \pi \\ & 0 \\ & \stackrel{N}{0} \\ & \stackrel{\rightharpoonup}{\aleph} \\ & \stackrel{N}{1} \end{aligned}$ |  |  |  |  |  | $\begin{gathered} \pi \\ \stackrel{0}{\infty} \\ \stackrel{\phi}{\grave{N}} \\ \stackrel{\oplus}{\stackrel{ }{\omega}} \end{gathered}$ |  |  |  |  |  |  |  |  |  | $\square$ <br>  <br>   |  |  | $\begin{gathered} \mathbb{@} \\ \stackrel{1}{N} \end{gathered}$ |  |  |  |  |
| $\left\|\begin{array}{l} -1 \\ \frac{1}{3} \\ \frac{1}{2} \end{array}\right\|$ |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{array}{c\|c} \hat{\infty} \\ 0 & \hat{e} \\ \end{array}$ | in |  | $\begin{aligned} & 010 \\ & 7 \\ & 10 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\frac{\underset{r}{2}}{\mathbb{N}}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $0$ |  | $\begin{array}{lll} 17 \\ 0 \\ 0 & 0 \\ 0 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{array}{l\|l} 0 \\ 0 \\ \\ \hline 1 \end{array}$ | $\frac{0}{D}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \hline 0 \end{aligned}$ |  |  |  |
| $\stackrel{8}{+}$ |  | ¢®9 | 9 9 | $\bigcirc$ | c | O O | $\checkmark$ | Mr | $0 \sim N$ | $\stackrel{\rightharpoonup}{0}$ | 0 | $\bigcirc$ |  | $\stackrel{\rightharpoonup}{V}$ | $\bigcirc$ | $\stackrel{\sim}{0}$ | $\stackrel{\sim}{\circ}$ | $\stackrel{\sim}{0}$ | $\stackrel{-}{\bullet}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  | 웅 |


|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NN | てヤレ | 8でへ | 81 | W 1 | 0ドへ | SZ | W $\perp$ | 0ドへ | GZ | W 1 | 8でへ |
|  |  |  |  |  |  |  |  |  |  | － |  |  |  |  |
|  |  |  | $\Gamma$ | GZL | $8 て ゙ \wedge$ |  |  |  |  |  |  | ZZ | $\exists \bigcirc$ | 8でへ |
|  |  |  |  |  |  | $1 \varepsilon$ | （q）yy | レトへ | O1 | （g）$\ddagger 0$ | いいへ |  |  |  |
|  |  |  | $\pm$ | 601 | 8でへ | $\varepsilon 1$ | （ $\forall$ ） y ¢ | レトへ | 8 | （ $\forall$ ）$Ј$ Ј | レレへ | 8 | ココ | $8 て ゙ \wedge$ |
|  |  |  |  |  |  | 62 | （g）wo | レ゙へ | 乙Z | （g） $3 \bigcirc$ | レレへ |  |  |  |
|  |  |  | $\exists$ | LOL | 8でへ | 11 | （ $\forall$ ）WO | レトへ | 9 | （ $\forall$ ）$ゝ \bigcirc$ | レトへ | 9 | 30 | 8でへ |
| て， | （g）। | レトへ |  |  |  | LZ | （g）S〕 | レトへ | \＆1 | （8）8ว | レトへ |  |  |  |
| G | （ $\forall$ ） ｜ | レレへ | $\square$ | 901 | 8でへ | 6 | （ $\forall$ ）SO | いトへ | G | （ $\forall$ ） $8 \bigcirc$ | いいへ | G | 80 | 8でへ |
| ع | （g） S | レトへ | $\forall \forall$ | カレレ | ¢\＆＾＾ | $\varepsilon 乙$ | （g） 1 S | レトへ | て， | （8）80 | じへ |  |  |  |
| 9 | （ $\forall$ ） S | レトへ | $\lambda$ | カレレ | ¢ ¢＾ | G | （ $\forall$ ）$\perp \mathrm{S}$ | レレへ | G1 | （ $\forall$ ） 8 O | レレへ | S1 | 80 | 8でへ |
| ＊＊$\dagger 1$ | （g）${ }^{\text {a }}$ | レトへ | X | SIL | ¢¢＾＾ | 92 | （g）$\perp$ ¢ | レトへ | 6 | （g）00 | レレへ |  |  |  |
| ＊＊ 2 | （ $\forall$ ） g | レトへ | $\wedge$ | GIL | ¢ ¢＾ | 8 | （ $\forall$ ）$\perp$ ¢ | レトへ | L1 | $(\forall) \mathrm{OQ}$ | レレへ | LI | 0 O | 8でへ |
| レレ | （a） y | レトへ | 1 | ャ01 | ¢ $\varepsilon^{\prime} \wedge$ | $\dagger 乙$ | （8）वy | レトへ | 91 | （a）88 | レトへ |  |  |  |
| $\checkmark$ | （ $\forall$ ） y | レトへ | y | ャOL | ¢\＆＾ | 9 | （ $\forall$ ） ay | レトへ | $\varepsilon$ | （ $\forall$ ） 88 | レ゙へ | $\varepsilon$ | 88 | 8でへ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 7 | レヤレ | 8でへ | O1 | 77 | 01＊ | 81 | 77 | OL｀ | 81 | 77 | 8でへ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | N | Oヤレ | 8でへ | ャレ | 7 | 0ドへ | LZ | 7 | 0ドへ | LZ | 7 | 8でへ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | $0 \varepsilon$ | （a）$y \perp$ | レトへ | $\varepsilon 乙$ | （a） C | レトへ |  |  |  |
|  |  |  | H | 801 | $8 て ゙ \wedge$ | Z1 | （ $\forall$ ） $\mathrm{C} \perp$ | レレへ | OZ | $(\forall)$ ロつ | いいへ | 02 | $\square 0$ | 8でへ |
| O1 | （g） 0 | いトへ |  |  |  | SZ | （g） S ¢ | レトへ | 61 | （g）$\forall$ O | レレ゙へ |  |  |  |
| $\varepsilon$ | （ $\forall$ ）$\bigcirc$ | レトへ | $\bigcirc$ | SOL | 8でへ | L | $(\forall)$ Sy | レトへ | $\checkmark$ | $(\forall) \forall 0$ | レレへ | $\dagger$ | $\forall 0$ | 8でへ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ＊＊ヤレ | （g） X | レトへ | M | とレレ | ¢ $¢ \wedge$ | ¢ $\varepsilon$ | （g）$\perp \perp$ | レトへ | レレ | （g）$\forall 0$ | レトへ |  |  |  |
| ＊＊L | （ $\forall$ ） X | レトへ | $\cap$ | とレレ | ¢ ¢＾ | L1 | $(\forall) \perp \perp$ | いトへ | $\downarrow$－ | $(\forall) \forall \square$ | レトへ | $\dagger 乙$ | $\forall 0$ | 8でへ |
| 6 | （g）$\perp$ | レトへ | S | EOL | ¢ ¢ $\wedge$ | てZ | （g） CS | レトへ | カレ | （g）$\forall \mathrm{g}$ | レトへ |  |  |  |
| Z | $(\forall) \perp$ | レトへ | d | EOL | ¢ ¢＾ | $\checkmark$ | （ $\forall$ ） OS | レトへ | 乙 | （ $\forall$ ） Vg | レトへ | $乙$ | $\forall 8$ | 8で＾ |
| $\begin{aligned} & \text { (W)u!d } \\ & \text { sı-ad } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { ग!u } \\ \text { oməuW } \end{array}$ | $\begin{aligned} & \text { әdKı } \\ & \text { ןeu®! } \end{aligned}$ | $\begin{gathered} \hline \text { (W)u!d } \\ \downarrow \varepsilon W \end{gathered}$ | ग！u oயəuW | $\quad$ 2dK」 jeubis | $\begin{aligned} & \text { (W)u!d } \\ & \angle \varepsilon-g 0 \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { ग!̣ } \\ \text { oməuW } \end{array}$ | $\begin{array}{\|l\|} \hline \text { әdKı } \\ \text { ןeub!S } \end{array}$ | $\begin{aligned} & \text { (w)u!d } \\ & \text { GZ-ga } \end{aligned}$ | כ！̣ owəuわ | $\begin{aligned} & \text { әdKı } \\ & \text { ןeub! } \end{aligned}$ | $\begin{aligned} & \text { (w)u!d } \\ & \text { sz-go } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { ग!u } \\ \text { ouəuw } \end{array}$ | $\begin{aligned} & \text { әdKı } \\ & \text { ןeuß!S } \end{aligned}$ |
|  | LてX |  |  | $\bigcirc \varepsilon^{\wedge} \wedge$ |  |  | 67 6－Sy |  |  | 0¢S－VIヨ |  | ャでへ | 110 乙とて－ | Sy |



# KTTIG http://awaw_kttic.com 

 TERM_OFF FUNCTIONThe SP3508 contains a TERM_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications typically found in networking test equipment.
The TERM_OFF pin internally contains a pulldown device with an impedance of over $500 \mathrm{k} \Omega$, which will default in a "ON" condition during power-up if V. 35 receivers enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM_OFF.

## LOOPBACK FUNCTION

The SP3508 contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 50. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

There are internal pull-up devices on D0, D1 and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered-up with the D_LATCH at a logic HIGH, the decoder state of the SP3508 will be undefined.

## CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Sipex's previous multi-protocol serial transceiver IC's the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/ CTR2 compliancy. The SP3508 is also tested inhouse at Sipex and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP3508, as with its predecessors, adhere to CRT1/CTR2 compliancy testing, any complex or usual configuration should be doublechecked to ensure CTR1/CTR2 compliance. Consult the factory for details.

## DECODER AND D_LATCH FUNCTION

The SP3508 contains aD_LATCH pin that latches the data into the $\mathrm{D} 0, \mathrm{D} 1$ and D 2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP3508 accordingly. If tied to a logic HIGH ("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic LOW.

## KTTIC http://www.kttic.com



Figure 50. Loopback Path

## KTTIC http://www.kttic.com



Figure 51. SP3508 Typical Operating Configuration to Serial Port Connector with DCE/DTE programmability

## K丁丁IG http://WNNNN_lttic.com Package: 100 pin lqfp



| DIMENSIONS <br> Minimum/Maximum <br> (mm) | 100-PIN LQFP <br> JEDEC MS-026 <br> (BED) Variation |  |  |
| :---: | :---: | :---: | :---: |
| SYMBOL | MIN | NOM | MAX |
| A |  |  | 1.60 |
| A1 | 0.05 |  | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| b | 0.17 | 0.22 | 0.27 |
| D | 16.00 BSC |  |  |
| D1 | 14.00 BSC |  |  |
| e | 0.50 BSC |  |  |
| E | 16.00 BSC |  |  |
| E1 | 14.00 BSC |  |  |
| N | 100 |  |  |


| COMMON DIMENSIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SYMBL | MIN | NOM | MAX |  |
| c | 0.09 |  | 0.20 |  |
| L | 0.45 | 0.60 | 0.75 |  |
| L1 | 1.00 REF |  |  |  |

# KTTLC_htp://hwhwn_kttic.com ordering information 

Part Number
Temperature Range
SP3508CF
.. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
SP3508EF
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Available in lead free packaging. To order add "-L" suffix to part number.
Example: SP3508EF = standard; SP3508EF-L = lead free

Package Types
100-pin JEDEC LQFP
100-pin JEDEC LQFP

## REVISION HISTORY

| DATE | REVISION | DESCRIPTION |
| :---: | :---: | :--- |
| $1 / 12 / 04$ | A | Implemented tracking revision. |
| $2 / 27 / 04$ | B | Included Diamond column in spec table indicating which specs apply <br> over full operating temp. range. In figure 51, fixed typo on pin 61 and <br> 62 from an input line to a bidirectional bus. |
| $3 / 31 / 04$ | C | Corrected max dimension for symbol c on LQFP package. |
| $6 / 3 / 04$ | D | Added tables to page 27 and 28. |
| $10 / 12 / 04$ | E | Certified conformance to NET1/NET2 and TBR-1 TBR-2 BY TUV <br> Rheinland (Test Report \# TBR2/30451940.001/04) |
| $10 / 29 / 04$ | F | Corrected V.28 Driver Open Circuit values, pages 27 and 28 -- both for <br> DCE and DTE that BA(B) should go to pin 14. |



ANALOG EXCELLENCE

## Sipex Corporation

## Headquarters and

Sales Office
233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600

[^0]
[^0]:    Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

