Features

- High Performance, Low Power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 124 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 1 MIPS Throughput at 1 MHz
- Nonvolatile Program and Data Memories
 - 40K Bytes of In-System Self-Programmable Flash, Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program
 True Read-While-Write Operation
 - 512 bytes EEPROM, Endurance: 100,000 Write/Erase Cycles
 - 2K Bytes Internal SRAM
 - Programming Lock for Software Security
- On-chip Debugging
 - Extensive On-chip Debug Support
 - Available through JTAG interface
- Battery Management Features
 - Two, Three, or Four Cells in Series
 - Deep Under-voltage Protection
 - Over-current Protection (Charge and Discharge)
 - Short-circuit Protection (Discharge)
 - Integrated Cell Balancing FETs
 - High Voltage Outputs to Drive Charge/Precharge/Discharge FETs
- Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler, Compare Mode, and PWM
 - One 16-bit Timer/Counter with Separate Prescaler and Compare Mode
 - 12-bit Voltage ADC, Eight External and Two Internal ADC Inputs
 - High Resolution Coulomb Counter ADC for Current Measurements
 - TWI Serial Interface for SM-Bus
 - Programmable Wake-up Timer
 - Programmable Watchdog Timer
- Special Microcontroller Features
 - Power-on Reset
 - On-chip Voltage Regulator
 - External and Internal Interrupt Sources
 - Four Sleep Modes: Idle, Power-save, Power-down, and Power-off
- Packages
 - 48-pin LQFP
- Operating Voltage: 4.0 25V
- Maximum Withstand Voltage (High-voltage pins): 28V
- Temperature Range: -30°C to 85°C
 - Speed Grade: 1 MHz



8-bit **AVR**®
Microcontroller with 40K Bytes In-System
Programmable Flash

ATmega406

Preliminary Summary


2548ES-AVR-07/06





1. Pin Configurations

Figure 1-1. Pinout ATmega406.



1.1 Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

Overview 2.

The ATmega406 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega406 achieves throughputs approaching 1 MIPS at 1 MHz.

2.1 **Block Diagram**

Figure 2-1. **Block Diagram**



The ATmega406 provides the following features: a Voltage Regulator, dedicated Battery Protection Circuitry, integrated cell balancing FETs, high-voltage analog front-end, and an MCU with two ADCs with On-chip voltage reference for battery fuel gauging.

The voltage regulator operates at a wide range of voltages, 4.0 - 25 volts. This voltage is regulated to a constant supply voltage of nominally 3.3 volts for the integrated logic and analog functions.

The battery protection monitors the battery voltage and charge/discharge current to detect illegal conditions and protect the battery from these when required. The illegal conditions are deep under-voltage during discharging, short-circuit during discharging and over-current during charging and discharging.



The integrated cell balancing FETs allow cell balancing algorithms to be implemented in software.

The MCU provides the following features: 40K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 2K byte SRAM, 32 general purpose working registers, 18 general purpose I/O lines, 11 high-voltage I/O lines, a JTAG Interface for On-chip Debugging support and programming, two flexible Timer/Counters with PWM and compare modes, one Wake-up Timer, an SM-Bus compliant TWI module, internal and external interrupts, a 12-bit Sigma Delta ADC for voltage and temperature measurements, a high resolution Sigma Delta ADC for Coulomb Counting and instantaneous current measurements, a programmable Watchdog Timer with internal Oscillator, and four software selectable power saving modes.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The Idle mode stops the CPU while allowing the other chip function to continue functioning. The Power-down mode allows the voltage regulator, battery protection, regulator current detection, Watchdog Timer, and Wake-up Timer to operate, while disabling all other chip functions until the next Interrupt or Hardware Reset. In Power-save mode, the Wake-up Timer and Coulomb Counter ADC continues to run.

The device is manufactured using Atmel's high voltage high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System, by a conventional non-volatile memory programmer or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash, fuel gauging ADCs, dedicated battery protection circuitry, Cell Balancing FETs, and a voltage regulator on a monolithic chip, the Atmel ATmega406 is a powerful microcontroller that provides a highly flexible and cost effective solution for Li-ion Smart Battery applications.

The ATmega406 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, and On-chip Debugger.

2.2 Pin Descriptions

2.2.1 VFET

High voltage supply pin. This pin is used as supply for the internal voltage regulator, described in "Voltage Regulator" on page 114. In addition the voltage level on this pin is monitored by the battery protection circuit, for deep-under-voltage protection. For details, see "Battery Protection" on page 125.

2.2.2 VCC

Digital supply voltage. Normally connected to VREG.

2.2.3 VREG

Output from the internal Voltage Regulator. Used for external decoupling to ensure stable regulator operation. For details, see "Voltage Regulator" on page 114.

2.2.4 VREF

Internal Voltage Reference for external decoupling. For details, see "Voltage Reference and Temperature Sensor" on page 121.

2.2.5 VREFGND

Ground for decoupling of Internal Voltage Reference. For details, see "Voltage Reference and Temperature Sensor" on page 121.

2.2.6 GND

Ground



2.2.7 SGND

Signal ground pin, used as reference for Voltage-ADC conversions. For details, see "Voltage ADC – 10-channel General Purpose 12-bit Sigma-Delta ADC" on page 116.

2.2.8 Port A (PA7:PA0)

PA3:PA0 serves as the analog inputs to the Voltage A/D Converter.

Port A also serves as a low-voltage 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega406 as listed in "Alternate Functions of Port A" on page 68.

2.2.9 Port B (PB7:PB0)

Port B is a low-voltage 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega406 as listed in "Alternate Functions of Port B" on page 70.



2.2.10 Port C (PC0)

Port C is a high voltage Open Drain output port.

2.2.11 Port D (PD1:PD0)

Port D is a low-voltage 2-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega406 as listed in "Alternate Functions of Port D" on page 72.

2.2.12 SCL

SMBUS clock, Open Drain bidirectional pin.

2.2.13 SDA

SMBUS data, Open Drain bidirectional pin.

2.2.14 OC/OD/OPC

High voltage output to drive external Charge/Discharge/Pre-charge FETs. For details, see "FET Control" on page 133.

2.2.15 PI/NI

Unfiltered positive/negative input from external current sense resistor, used by the battery protection circuit, for over-current and short-circuit detection. For details, see "Battery Protection" on page 125.

2.2.16 PPI/NNI

Filtered positive/negative input from external current sense resistor, used to by the Coulomb Counter ADC to measure charge/discharge currents flowing in the battery pack. For details, see "Coulomb Counter - Dedicated Fuel Gauging Sigma-delta ADC" on page 106.

2.2.17 NV/PV1/PV2/PV3/PV4

NV, PV1, PV2, PV3, and PV4 are the inputs for battery cells 1, 2, 3 and 4, used by the Voltage ADC to measure each cell voltage. For details, see "Voltage ADC – 10-channel General Purpose 12-bit Sigma-Delta ADC" on page 116.

2.2.18 PVT

PVT defines the pull-up level for the OD output.

2.2.19 BATT

Input for detecting when a charger is connected. This pin also defines the pull-up level for OC and OPC outputs.

2.2.20 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 11 on page 38. Shorter pulses are not guaranteed to generate a reset.

2.2.21 XTAL1

Input to the inverting Oscillator amplifier.

2.2.22 XTAL2

Output from the inverting Oscillator amplifier.

3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.





4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
										1 age
(0xFF)	Reserved	_	-	_	-	_	_	_	-	
(0xFE) (0xFD)	Reserved Reserved	_	-	_	_	-	_	_	_	
(0xFD)	Reserved	_	_	_	_	_	_	_	_	
(0xFC) (0xFB)	Reserved	-	-	_	_	_	-	_		
1 /		_	_	_	_	_	_	_	-	
(0xFA)	Reserved	-	_	-	-	-	-	-	_	
(0xF9)	Reserved	_			_	_	_			400
(0xF8)	BPPLR BPCR	-	-	-	-	DUVD	- CCD	BPPLE DCD	BPPL CCD	128 128
(0xF7)	CBPTR	-	- CCD		=	DOVD	SCD		CCD	129
(0xF6)				T[3:0]				PT[3:0]		
(0xF5)	BPOCD			L[3:0]				DL[3:0]		130
(0xF4)	BPSCD	-	-	DUVT1	- DUIVTO			DL[3:0]		130
(0xF3)	BPDUV				DUVT0	DUNATE		DL[3:0]	0015	131
(0xF2)	BPIR	DUVIF	COCIF	DOCIF	SCIF	DUVIE	COCIE	DOCIE	SCIE	132
(0xF1)	CBCR	-	-	-	-	CBE4	CBE3	CBE2	CBE1	137
(0xF0)	FCSR	-	-	PWMOC	PWMOPC	CPS	DFE	CFE	PFD	134
(0xEF)	Reserved	_	_	_	_	_	_	_	-	
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	-	-	_	-	-	-	-	-	
(0xEC)	Reserved	_	-	_	_	-	-	_	-	
(0xEB)	Reserved	_	-	_	_	-	-	_	-	
(0xEA)	Reserved	-	_	_	_	_	_	_	-	
(0xE9)	CADICH	ļ				IC[15:8]				111
(0xE8)	CADICL	ļ				IC[7:0]				111
(0xE7)	CADRDC					RDC[7:0]				112
(0xE6)	CADRCC				CADF	RCC[7:0]				112
(0xE5)	CADCSRB	_	CADACIE	CADRCIE	CADICIE	-	CADACIF	CADRCIF	CADICIF	110
(0xE4)	CADCSRA	CADEN	-	CADUB	CADAS1	CADAS0	CADSI1	CADSI0	CADSE	109
(0xE3)	CADAC3				CADA	.C[31:24]				111
(0xE2)	CADAC2				CADA	.C[23:16]				111
(0xE1)	CADAC1				CADA	AC[15:8]				111
(0xE0)	CADAC0				CAD	AC[7:0]				111
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-					_	-	
(0xDD)	Reserved	_	-	_	-	-	_	_	-	
(0xDC)	Reserved	_	-	_	-	-	-	_	-	
(0xDB)	Reserved	-	-	_	-	-	-	_	-	
(0xDA)	Reserved	_	_	_	_	_	_	_	-	
(0xD9)	Reserved	_	_	_	_	_	_	_	-	
(0xD8)	Reserved	_	_	_	-	_	-	_	-	
(0xD7)	Reserved	-	_	_	-	-	-	_	-	
(0xD6)	Reserved	-	-	_	-	-	-	-	-	
(0xD5)	Reserved	-	_	_	_	_	-	_	_	
(0xD4)	Reserved	_	_	_	_	_	_	_	_	
(0xD3)	Reserved	_	_	_	_	_	_	_	_	
(0xD2)	Reserved	_	_	_	_	_	_	_	_	
(0xD1)	BGCRR	BGCR7	BGCR6	BGCR5	BGCR4	BGCR3	BGCR2	BGCR1	BGCR0	123
(0xD1)	BGCCR	BGEN	-	BGCC5	BGCC4	BGCC3	BGCC2	BGCC1	BGCC0	123
(0xCF)	Reserved	-	_	-	-	-	-	-	-	.20
(0xCE)	Reserved	_	_	_	_	_	_	_	_	
(0xCD)	Reserved	_	_	_	_	_	_	_	_	
(0xCC)	Reserved	-	_	_	_	_	_	_	_	
(0xCC)	Reserved	_	_	_	_	_	_	_	_	
(0xCB)	Reserved	-	-	_	_	-	_	_	-	
(0xCA) (0xC9)	Reserved	_	_	_	_	_	_	_	_	
	+	_	_	_	_	_	_	_	-	
(0xC8)	Reserved		1			1			1	
(0,(0,7)		_	-	_	_	-	-	-	-	
(0xC7)	Reserved				_	_	_	_	_	
(0xC6)	Reserved	-	-							
(0xC6) (0xC5)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xC6) (0xC5) (0xC4)	Reserved Reserved Reserved	-	-	- -	<u> </u>	-	-	-	-	
(0xC6) (0xC5) (0xC4) (0xC3)	Reserved Reserved Reserved Reserved	- - -	- - -	- - -	- - -	-	-	-	-	
(0xC6) (0xC5) (0xC4) (0xC3) (0xC2)	Reserved Reserved Reserved Reserved Reserved	- - -	- - -	- - -	- - -	- - -	_ _ _	- - -	- - -	
(0xC6) (0xC5) (0xC4) (0xC3)	Reserved Reserved Reserved Reserved	- - -	- - -	- - -	- - -	-	-	-	-	29

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		DIL 1	DIL 0				DIL Z	DIL I	BIL U	Page
(0xBF)	Reserved	- TMB0/F	- TMD0/5	-	-	-	- TMDDT4	- TMDDT0	- THEOLD	100
(0xBE)	TWBCSR	TWBCIF	TWBCIE	_		_	TWBDT1	TWBDT0	TWBCIP	169
(0xBD)	TWAMR	T14//4/T	T14/54	THOTA	TWAM[6:0]	T148440	T. 1/51		-	150
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	147
(0xBB)	TWDR					erface Data Regis	ster		TWOOF	149
(0xBA)	TWAR			TM0[7.0]	TWA[6:0]			TMDO4	TWGCE	149
(0xB9)	TWSR TWBR			TWS[7:3]	using Carial Intent	ace Bit Rate Req	-	TWPS1	TWPS0	148
(0xB8)	1	_			-wire Senai inten	ace bit Hate Reg	ister _	_	_	147
(0xB7) (0xB6)	Reserved Reserved		_	_	_	_	_	_	_	
(0xB5)	Reserved		_	_	_		_	_	_	
(0xB4)	Reserved		_	_	_			_	_	
(0xB3)	Reserved		_	_	_	_	_	_	_	
(0xB2)	Reserved		_	_	_		_	_	_	
(0xB1)	Reserved	_	_	_	_	_	_	_	_	
(0xB0)	Reserved	_	_	_	_	_	_	_	_	
(0xAF)	Reserved	_	_	_	_	_	_	_	_	
(0xAE)	Reserved	-	_	_	_	_	_	_	_	
(0xAD)	Reserved	_	_	_	_	_	-	_	-	
(0xAC)	Reserved	_	_	_	_	_	-	_	-	
(0xAB)	Reserved	_	_	_	_	_	-	_	-	
(0xAA)	Reserved	_	_	_	_	_	-	_	-	
(0xA9)	Reserved	-	-	_	_	_	-	-	-	
(8Ax0)	Reserved	-	-	_	-	-	-	-	-	
(0xA7)	Reserved	-	-	_	-	-	-	-	-	
(0xA6)	Reserved	-	-	_	-	-	-	-	-	
(0xA5)	Reserved	1	-	_	_	_	_	-	-	
(0xA4)	Reserved	-	-	_	-	-	-	-	-	
(0xA3)	Reserved	-	-	_	-	-	-	-	-	
(0xA2)	Reserved	_	-	_	_	_	-	-	-	
(0xA1)	Reserved	-	-	_	-	-	-	-	-	
(0xA0)	Reserved	-	-	_	-	-	-	=	-	
(0x9F)	Reserved	ı	-	+	-	-	-	-	_	
(0x9E)	Reserved	1	-	_	_	-	-	_	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	-						-	-	
(0x9B)	Reserved	-	-	-	=	-	_	-	-	
(0x9A)	Reserved	-	-	_	_	-	-	-	-	
(0x99)	Reserved	_	-	_	_	-	_	-	-	
(0x98)	Reserved	_	_	_	_	-	_	-	-	
(0x97)	Reserved	_	-	-	-	-	-	-	-	
(0x96)	Reserved	-	-	_	-	-	-	-	-	
(0x95)	Reserved	1	_	_	_	-	_	_	-	
(0x94)	Reserved	_	_	_	_	_	-	_	-	
(0x93)	Reserved	-	_	_	_	-	-	_	-	
(0x92)	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	_	_	-	-	-	-	-	-	
(0x90)	Reserved	_		_	_	_	-	_	-	
(0x8F) (0x8E)	Reserved Reserved		_	_	_	_	-	-	_	
(0x8E) (0x8D)	Reserved	_	_	_	_	_	_	_	_	
(0x8D) (0x8C)	Reserved	_	_	_	_	_	_	_	_	
(0x8C) (0x8B)	Reserved	_	_	_	_	_	_	_	_	
(0x8A)	Reserved	_	_	_	_	_	_	_	_	
(0x8A) (0x89)	OCR1AH	-	_			ompare Register		_	_	101
(0x88)	OCR1AL					compare Register			+	101
(0x87)	Reserved	_	_	-	– Output C	–	-	_	-	.01
(0x86)	Reserved	_	_	_	_	_	_	_	_	
(0x85)	TCNT1H					ınter Register Hiç	1			101
(0x84)	TCNT1L					unter Register Lo			+	101
(0x83)	Reserved	_	_	-	Oo	–		-	-	
(0x82)	Reserved	_	_	_	_	_	-	_	-	
(0x81)	TCCR1B	_	_	_	_	CTC1	CS12	CS11	CS10	100
(0x80)	Reserved	-	-	_	-	-	-	-	-	
(0000)										
(0x7F)	Reserved	-	_	-	-	-	_	_	_	



	_									
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	_	=	=	-	_	_	-	_	
(0x7C)	VADMUX	-	-	-	-	VADMUX3	VADMUX2	VADMUX1	VADMUX0	118
(0x7B)	Reserved	_	-	_	_	_	-	_	_	
(0x7A)	VADCSR	-	-	_	-	VADEN	VADSC	VADCCIF	VADCCIE	118
(0x79)	VADCH	_	-	_	-		VADC Data Re	egister High byte		119
(0x78)	VADCL				VADC Data R	egister Low byte				119
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	_	-	-	-	_	-	-	_	
(0x75)	Reserved	-	-	=	-	-	-	-	-	
(0x74)	Reserved	_	-	-	-	-	-	-	_	
(0x73)	Reserved	_	-	-	-	_	-	-	_	
(0x72)	Reserved	-	-	=	-	-	-	-	-	
(0x71)	Reserved	_	-	_	_	-	_	_	_	
(0x70)	Reserved	_	-	_	-	-	-	_	-	
(0x6F)	TIMSK1	_	-	-	_	-	-	OCIE1A	TOIE1	102
(0x6E)	TIMSK0	_	-	_	_	-	OCIE0B	OCIE0A	TOIE0	93
(0x6D)	Reserved	_	-	_	-	_	_	_	_	
(0x6C)	PCMSK1				PCIN	IT[15:8]				59
(0x6B)	PCMSK0				PCI	NT[7:0]				59
(0x6A)	Reserved	_	-	-	-	-	-	_	-	
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	56
(0x68)	PCICR	_	-	_	-	-	-	PCIE1	PCIE0	58
(0x67)	Reserved	_	-	_	-	_	_	_	_	
(0x66)	FOSCCAL				Fast Oscillator C	Calibration Registe	er			29
(0x65)	Reserved	_	-	_	-	-	-	_	-	
(0x64)	PRR0	_	-	_	-	PRTWI	PRTIM1	PRTIM0	PRVADC	36
(0x63)	Reserved	_	-	-	-	-	-	-	-	
(0x62)	WUTCSR	WUTIF	WUTIE	WUTCF	WUTR	WUTE	WUTP2	WUTP1	WUTP0	49
(0x61)	Reserved	-	-	-	-	-	-	-	-	
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	47
0x3F (0x5F)	SREG	I	Т	Н	S	V	N	Z	С	10
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	12
0x3D (0x5D)										
	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
0x3C (0x5C)	Reserved	-	- 1		-	-		-	-	12
0x3C (0x5C) 0x3B (0x5B)	Reserved Reserved	-	- /	-	-	-	-	-	-	12
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A)	Reserved Reserved Reserved	-	- 1			-	-	-	-	12
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59)	Reserved Reserved Reserved Reserved	- - - -	-			1	-	- - - -	- - - -	12
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58)	Reserved Reserved Reserved Reserved Reserved	- - - -		- - - -	-	1	-	- - - -	- - - -	
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57)	Reserved Reserved Reserved Reserved Reserved SPMCSR	- - - - - SPMIE	- - - - - RWWSB	- - - SIGRD	- - - RWWSRE	- - - - BLBSET	- - - - - PGWRT	- - - - - - PGERS	- - - - - - SPMEN	183
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56)	Reserved Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved	- - - - - SPMIE	- - - RWWSB	- - - - SIGRD	- RWWSRE	- BLBSET	- - - - PGWRT	- - - - - PGERS		183
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55)	Reserved Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR	- - - - - - SPMIE - JTD	- - - - RWWSB	- - - - SIGRD	- RWWSRE	- BLBSET	- - - - - PGWRT	- - - - - - PGERS - IVSEL		183 55/73/176
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR			- - - - SIGRD - -	RWWSRE - PUD JTRF	BLBSET - WDRF				183 55/73/176 46
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53)	Reserved Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR	SPMIE - JTD		SIGRD	- RWWSRE - PUD JTRF	- BLBSET				183 55/73/176
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52)	Reserved Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved			- - - - SIGRD - -	RWWSRE - PUD JTRF	BLBSET - WDRF SM2				183 55/73/176 46 31
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51)	Reserved Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR	- - - - SPMIE - JTD - -		SIGRD	RWWSRE - PUD JTRF On-Chip De	BLBSET BUDET WDRF SM2 - BUDET B				183 55/73/176 46
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50)	Reserved Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved	SPMIE - JTD		SIGRD	RWWSRE - PUD JTRF - On-Chip De	BLBSET BUDRF SM2	PGWRT BODRF SM1			183 55/73/176 46 31
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F)	Reserved Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved Reserved	SPMIE - JTD			RWWSRE - PUD JTRF - On-Chip De	BLBSET BUBSET WDRF SM2				183 55/73/176 46 31
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUSR MCUSR SMCR Reserved OCDR Reserved Reserved Reserved Reserved	SPMIE - JTD		SIGRD	RWWSRE - PUD JTRF - On-Chip De	BLBSET BUDRF SM2	PGWRT BODRF SM1			183 55/73/176 46 31
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved Reserved Reserved Reserved Reserved Reserved	SPMIE - JTD		- SIGRD	RWWSRE - PUD JTRF - On-Chip De	BLBSET BLBSET WDRF SM2 Budg Register				183 55/73/176 46 31
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x52) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2C (0x4C)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved	SPMIE - JTD			RWWSRE - PUD JTRF - On-Chip De	BLBSET BLBSET WDRF SM2 ebug Register				183 55/73/176 46 31 176
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2C (0x4C) 0x2B (0x4B)	Reserved Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved	SPMIE - JTD		- SIGRD	RWWSRE - PUD JTRF - On-Chip De General Purpo	BLBSET BLBSET BUDRF WDRF MDRF BUDRF BU				183 55/73/176 46 31 176
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4C) 0x2B (0x4B) 0x2A (0x4A)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved				RWWSRE - PUD JTRF - On-Chip De General Purpo	BLBSET BLBSET WDRF SM2 ebug Register				183 55/73/176 46 31 176
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x56) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved	SPMIE - JTD			RWWSRE - PUD JTRF - On-Chip De General Purpo General Purpo	BLBSET BLBSET WDRF SM2 bug Register				183 55/73/176 46 31 176
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved ROPIOR2 GPIOR1 Reserved OCR0B				RWWSRE - PUD JTRF - On-Chip De - General Purpo General Purpo General Purpo - er/Counter0 Outs	BLBSET BBLBSET BBLB	PGWRT BODRF SM1			183 55/73/176 46 31 176 24 24 24
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x2B (0x4A) 0x2B (0x4A) 0x2C (0x4A)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved				RWWSRE - PUD JTRF - On-Chip De - General Purpo General Purpo General Purpo - er/Counter0 Outger/Counter0 Ou	BLBSET BUDRF SM2 Budg Register Budg Register Budg Register Budg Register Budg Register Budg Register 2 Budg Register 1	PGWRT BODRF SM1			183 55/73/176 46 31 176 24 24 24 24 92 92
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x20 (0x4A) 0x20 (0x4A) 0x20 (0x4A) 0x21 (0x4A) 0x22 (0x4A) 0x23 (0x4A) 0x24 (0x4A) 0x29 (0x4A)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved ROPIOR2 GPIOR1 Reserved OCR0B OCR0A	SPMIE - JTD			RWWSRE - PUD JTRF - On-Chip De	BLBSET BUDRF SM2 Budg Register Budg Register Budg Register Budg Register Budg Register Budg Register 2 Budg Register 2 Budg Register 3 Budg Register 4 Budg Register 4 Budg Register 5 Budg Register 6 Budg Register 8 Budg Register 8 Budg Register 9 Budg Register 1 Budg Register 2 Budg Register 2 Budg Register 2 Budg Register 1 Budg Register 2 Budg Register 1 Budg Register 2 Budg Register 2 Budg Register 2 Budg Register 3 Budg Register 4 Budg Register 8 Budg Register 8 Budg Register 9 Budg Register	PGWRT BODRF SM1			183 55/73/176 46 31 176 24 24 24 92 92 92 92
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4U) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x4B) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved TCNT0 TCCR0B	SPMIE - JTD			RWWSRE - PUD JTRF - On-Chip De - General Purpo General Purpo General Purpo General Purpo Timer/Couter/Counter/Oute	BLBSET BUDRF SM2 Budg Register Budg Register Budg Register Budg Register Budg Register Budg Register 2 Budg Register 1	PGWRT - BODRF SM1 sister B ister A		SPMEN IVCE PORF SE	183 55/73/176 46 31 176 24 24 24 92 92 92 92 91
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUSR Reserved OCDR Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved ROIOR2 GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A	SPMIE JTD	RWWSB	- SIGRD	RWWSRE - PUD JTRF - On-Chip De - General Purpo General Purpo General Purpo General Purpo Timer/Couter/Counter0 Oute	BLBSET BLBSET WDRF SM2 But Compare Regular	PGWRT BODRF SM1	PGERS SMO	SPMEN SPMEN IVCE PORF SE	183 55/73/176 46 31 176 24 24 24 24 92 92 92 91 88
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x2A (0x4A) 0x29 (0x4F) 0x26 (0x4F) 0x26 (0x4C) 0x28 (0x4B) 0x27 (0x47) 0x26 (0x4C)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUSR Reserved OCDR Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved ROPIOR2 GPIOR1 Reserved OCR0B OCR0B OCR0B TCCR0B TCCR0A		RWWSB	- SIGRD	RWWSRE - PUD JTRF - On-Chip De - General Purpo General Purpo General Purpo - cer/Counter0 Outp	BLBSET BLBSET BUDRF SM2 BUDRF BUDRF SM2 BUDRF	PGWRT BODRF SM1		SPMEN SPMEN	183 55/73/176 46 31 176 24 24 24 29 92 92 92 91 88 105
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x20 (0x4A) 0x20 (0x4A) 0x21 (0x4A) 0x22 (0x4A) 0x23 (0x4A) 0x24 (0x4A) 0x25 (0x4A) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x4A) 0x27 (0x47) 0x28 (0x4A) 0x29 (0x4A)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUSR MCUSR SMCR Reserved OCDR Reserved Reserved Reserved Reserved Reserved Reserved TCRBORO RESERVED	SPMIE JTD	RWWSB	- SIGRD	RWWSRE - PUD JTRF - On-Chip De - General Purpo General Purpo General Purpo General Purpo Counter0 Outp	BLBSET BLBSET BUDRF SM2 Bug Register Bu		PGERS SMO	SPMEN SPMEN IVCE PORF SE	183 55/73/176 46 31 176 24 24 24 29 92 92 92 91 88 105 19
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4B) 0x26 (0x4C) 0x26 (0x4C) 0x26 (0x4C) 0x27 (0x47) 0x26 (0x47) 0x26 (0x47) 0x26 (0x47) 0x26 (0x47) 0x26 (0x48) 0x27 (0x47) 0x26 (0x48) 0x27 (0x47) 0x26 (0x48) 0x21 (0x44)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUSR MCUSR SMCR Reserved CDR Reserved Reserved Reserved Reserved Reserved Reserved Reserved RESERVED GPIOR1 RESERVED CCR0B CCR0B CCR0B CCR0B TCCR0B TCCR0A GTCCR EEARH		RWWSB	- SIGRD	RWWSRE - PUD JTRF - On-Chip De - General Purpo General Purpo er/Counter0 Outg er/Counter0 Outg Timer/Cou	BLBSET BLBSET BLBSET BUDRF SM2 BUDRF B			SPMEN SPMEN	183 55/73/176 46 31 176 24 24 24 29 92 92 92 91 88 105 19
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x20 (0x4A) 0x21 (0x4A) 0x22 (0x4A) 0x22 (0x4A) 0x22 (0x4A) 0x23 (0x4A) 0x24 (0x4A) 0x25 (0x4A) 0x26 (0x4A) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x4A) 0x21 (0x4A)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved CODR Reserved Reserved Reserved Reserved Reserved Reserved Reserved GPIOR2 GPIOR1 Reserved OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL		RWWSB	- SIGRD	RWWSRE - PUD JTRF - On-Chip De - General Purpo General Purpo General Purpo Contero Oute Timer/Coute COMOBO - COMOBO - EEPROM Addres EEPROM I	BLBSET BLBSET BLBSET BUDRF SM2 BUDRF BUDRF BUDRF BUDREGISTER BUDRF BU	PGWRT PGWRT BODRF SM1 - - - ister B ister A CS02 - - yte	PGERS - VSEL EXTRF SMO	SPMEN SPMEN	183 55/73/176 46 31 176 24 24 24 24 92 92 92 92 91 88 105 19 19
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x52) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x4B) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x29 (0x49) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved GPIOR2 GPIOR1 Reserved OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR		RWWSB	- SIGRD	RWWSRE - PUD JTRF - On-Chip De General Purpo General Purpo General Purpo Timer/Cou - COMOBO - COMOBO - EEPROM Addres EEPROM I	BLBSET BLBSET BLBSET BUDRF SM2 BUDRF BUDRF BUDRF BUDREGISTER	PGWRT PGWRT PORT BODRF SM1 PORT PORT		SPMEN SPMEN	183 55/73/176 46 31 176 24 24 24 24 92 92 92 92 91 88 105 19 19 19
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x46) 0x25 (0x46) 0x27 (0x47) 0x26 (0x46) 0x25 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3F)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved RESE	SPMIE JTD		- SIGRD	RWWSRE - PUD JTRF - On-Chip De General Purpo General Purpo General Purpo Timer/Cou - COMOBO - COMOBO - EEPROM Addres EEPROM I	BLBSET BLBSET BLBSET BUDRF SM2 BUDRF BUDRF BUDRF BUDREGISTER	PGWRT PGWRT POPER BODRF SM1 POPER POPER CONTRIBUTION CONTRIBUTION POPER CONTRIBUTION POPER POPE	PGERS - VSEL EXTRF SMO	SPMEN	183 55/73/176 46 31 176 24 24 24 24 92 92 92 92 91 88 105 19 19 19 19 24
0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x52) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x4B) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x29 (0x49) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved GPIOR2 GPIOR1 Reserved OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR		RWWSB	- SIGRD	RWWSRE - PUD JTRF - On-Chip De General Purpo General Purpo General Purpo Timer/Cou - COMOBO - COMOBO - EEPROM Addres EEPROM I	BLBSET BLBSET BLBSET BUDRF SM2 BUDRF BUDRF BUDRF BUDREGISTER	PGWRT PGWRT PORT BODRF SM1 PORT PORT	PGERS - VSEL EXTRF SMO	SPMEN SPMEN	183 55/73/176 46 31 176 24 24 24 24 92 92 92 92 91 88 105 19 19 19

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	_	-	-	_	_	-	PCIF1	PCIF0	
0x1A (0x3A)	Reserved	_	_	_	_	_	-	_	-	
0x19 (0x39)	Reserved	-	-	_	-	-	-	_	-	
0x18 (0x38)	Reserved	-	-	-	_	_	-	-	_	
0x17 (0x37)	Reserved	_	_	_	_	_	-	_	_	
0x16 (0x36)	TIFR1	_	_	_	_	_	-	OCF1A	TOV1	102
0x15 (0x35)	TIFR0	_	_	_	_	_	OCF0B	OCF0A	TOV0	94
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	_	
0x13 (0x33)	Reserved	-	-	_	-	_	-	_	-	
0x12 (0x32)	Reserved	_	_	_	_	_	-	_	_	
0x11 (0x31)	Reserved	_	_	_	_	_	-	_	_	
0x10 (0x30)	Reserved	_	_	_	_	_	-	_	_	
0x0F (0x2F)	Reserved	-	-	_	-	-	-	_	-	
0x0E (0x2E)	Reserved	_	_	_	_	_	-	_	_	
0x0D (0x2D)	Reserved	_	_	_	_	_	-	_	_	
0x0C (0x2C)	Reserved	_	_	_	_	_	-	_	_	
0x0B (0x2B)	PORTD	-	-	-	-	-	-	PORTD1	PORTD0	74
0x0A (0x2A)	DDRD	_	_	_	_	_	-	DDD1	DDD0	74
0x09 (0x29)	PIND	_	_	_	_	_	-	PIND1	PIND0	74
0x08 (0x28)	PORTC	-	-	-	-	-	-	-	PORTC0	76
0x07 (0x27)	Reserved	_	_	_	_	_	-	_	_	
0x06 (0x26)	Reserved	-	-	_	-	-	-	_	-	
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	74
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	74
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	74
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTB3	PORTA2	PORTA1	PORTA0	73
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	73
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	73

Notes:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega406 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



5. Instruction Set Summary

ADC	nds	emonics	Description	Operation	Flags	#Clocks
ADD	RUCTION	IMETIC AND LO		•		'
ACC Ref. Nr Add with Carry two Registers Ref. = Ref. Ref. C Z.C.N.Y.				Rd ← Rd + Rr	Z,C,N,V,H	1
BUB Bulk Rull				$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
SUB					Z,C,N,V,S	2
BRC			Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SBC			Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
BBNW Rd, K Subtract Immediate from Word Rd+Rd+Rd+K Z,C,N,MS AND Rd, R Logical AND Registers Rd+Rd+R Rd+R Z,N,V AND Rd, K Logical AND Registers Rd+Rd+K Z,N,V AND Rd, K Logical CR Register and Constant Rd+Rd+K Z,N,V CR Rd, K Logical CR Register and Constant Rd+Rd+K Z,N,V CR Rd, K Logical CR Register and Constant Rd+Rd+Rd+K Z,N,V CR Rd, R Logical CR Register and Constant Rd+Dd+F-Rd Rd+Rd+K Z,N,V CR Rd, R Logical CR Register and Constant Rd+Dd+F-Rd Rd+Rd+K Z,N,V CR Rd, R Consist Complement Rd+Dd+F-Rd Z,C,N,V REG Rd, R Logical CR Register and Constant Rd+Dd+F-Rd Z,C,N,V REG Rd, R Logical CR Register Rd+Rd+Rd+K Z,N,V REG Rd, R Logical CR Register Rd+Rd+K Z,N,V REG Rd, R Logical CR Register Rd+Rd+Rd+K Z,N,V REG Rd, Roux Clear Eloty in Register Rd+Dd+Rd+K Z,N,V REG Rd, Roux Clear Eloty in Register Rd+Dd+Rd+K Z,N,V DEC Rd Decrement Rd+Rd+Rd+Rd+Rd+K Z,N,V DEC Rd Decrement Rd+Rd+Rd+Rd+Rd+Rd+Rd+Rd+Rd+Rd+Rd+Rd+Rd+R				Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBW Reli K Subtract Immediate from Word Reli-Reli - Reli - Reli - Fr Z.N.V.					Z,C,N,V,H	1
ANDI				Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
ANDI						1
ORI Ind., Rr. Logolat OR Registers Rd ← Rd ∨ Rr Z,N,V EOR Rd, Rr. Exclusive OR Registers Rd ← Rd ∨ Rr Z,N,V EOR Rd, Rr. Exclusive OR Registers Rd ← Rd ∘ Rr Z,N,V COM Ad One's Complement Rd ← OutP − Rd Z,C,N,V NEG Rd Two's Complement Rd ← OutP − Rd Z,C,N,V SBR Rd,K Set Bit(s) in Register Rd ← Rd + Go-PF + K) Z,N,V SBR Rd,K Set Bit(s) in Register Rd ← Rd +						1
Fig. Fig. Complement Fig. Fig. Complement Fig. F						1
EOR						1
DOM Rd						1
SEG		+				1
SBR						1
BORN			•			1
NCC						1
DECC Rd				, ,		1
Test for Zero or Minus						1
CLEAR Red Clear Register Red ← Red ⊕ Red Z.N.V						+
SER						1
MULL Rd, Rr Multiply Unsigned R1:R0 ← Rd x Rr Z.C		-	•			1
MULS					+	1
MULSU						2
FMUL						2
FMULS		U				2
FMULSU Rd, Rr Fractional Multiply Signed with Unsigned R1:R0 ← (Rd x Rr) << 1 Z,C BRANCH INSTRUCTIONS RJMP k Relative Jump PC ← PC + K + 1 None LUMP Indirect Jump to (Z) PC ← Z None JMP k Direct Jump PC ← R None ICALL k Relative Subroutine Call PC ← PC + k + 1 None ICALL k Direct Subroutine Call PC ← PC + Z None RET Subroutine Return PC ← STACK None RETI Subroutine Return PC ← STACK None RETI Interrupt Return PC ← STACK I CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None CPC Rd,Rr Compare with Carry Rd - Rr - C Z, N,V,C,I CPI Rd,K Compare Register with Immediate Rd - K Z, N,V,C,I SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=1) PC ← PC + 2 or 3 None SBRS </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>2</td>						2
BRANCH INSTRUCTIONS Relative Jump PC← PC+k+1 None						2
RJMP			Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
UMP		CH INSTRUCTI				1
MMP						2
RCALL K			manect Jump to (2)			2
Indirect Call to (Z)					None	3
CALL k Direct Subroutine Call PC ← k None RET Subroutine Returm PC ← STACK None RETI Interrupt Returm PC ← STACK I CPSE Rd.Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None CP Rd.Rr Compare Rd - Rr Z, N,V,C, CPC Rd,Rr Compare with Carry Rd - Rr - C Z, N,V,C, CPI Rd,K Compare Register with Immediate Rd - K Z, N,V,C, CPI Rd,K Compare Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (P(b)=1) PC						3
RETI Subroutine Return PC ← STACK None RETI Interrupt Return PC ← STACK I CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None CP Rd,Rr Compare Rd - Rr Z, N,V,C,C CPC Rd,Rr Compare with Carry Rd - Rr - C Z, N,V,C,C CPI Rd,K Compare Register with Immediate Rd - K Z, N,V,C,I SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in I/O Register Cleared if (Rr(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=0) PC ← PC + 2 or 3 None BRIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BREQ k <		1	Indirect Call to (Z)	PC ← Z	+	3
RETI			Direct Subroutine Call	PC ← k	None	4
CPSE Rd,Rr Compare, Skip if Equal if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$ None CP Rd,Rr Compare if $Rd = Rr$ Compare Rd,Rr Compare Register with Immediate Rd Compare Rd,Rr Compare Register cleared Rd Compare Rd,Rr Compare Register Cleared Rd (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register is Set Rf (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared Rd (Rr(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set Rd (Rr(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set Rd (Rr(b)=1) PC ← PC + 2 or 3 None SBRS S, k Branch if Status Flag Set Rd (Rr(b)=1) PC ← PC + 2 or 3 None SBRS S, k Branch if Status Flag Set Rd (Rr(b)=1) PC ← PC + 2 or 3 None SBRS S, k Branch if Status Flag Cleared Rd (Rr(b)=1) PC ← PC + 2 or 3 None SBRS S, k Branch if Status Flag Cleared Rd (Rr(b)=1) PC ← PC + 2 or 3 None SBRS S, k Branch if Status Flag Cleared Rd (Rr(b)=1) PC ← PC + 2 or 3 None SBRS S, k Branch if Status Flag Cleared Rd (Rr(b)=1) PC ← PC + 2 or 3 None SBRS S, k Branch if None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b)=1) PC ← PC + 2 or 3 None Rd (Rr(b		1	Subroutine Return	PC ← STACK	None	4
CP Rd,Rr Compare Rd - Rr Z, N,V,C,I CPC Rd,Rr Compare with Carry Rd - Rr - C Z, N,V,C,I CPI Rd,K Compare Register with Immediate Rd - K Z, N,V,C,I SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS S, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None BRBS S, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BRBC S, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BRCS k Branch if Status Flag Cleared if (Z = 1) then PC ← PC + k + 1 None BRCS k Branch if Not Equal if (Z = 0) then PC ←			Interrupt Return	PC ← STACK	1	4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			Compare	Rd – Rr	Z, N,V,C,H	1
SBRC Rr, b Skip if Bit in Register Cleared if $(Rr(b)=0)$ PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register is Set if $(Rr(b)=1)$ PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if $(P(b)=0)$ PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register Set if $(P(b)=0)$ PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if $(P(b)=1)$ PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if $(SREG(s)=1)$ then PC ← PC + k + 1 None BRBC s, k Branch if Status Flag Cleared if $(SREG(s)=0)$ then PC ← PC + k + 1 None BREQ k Branch if Equal if $(Z=1)$ then PC ← PC + k + 1 None BRCS k Branch if Not Equal if $(Z=0)$ then PC ← PC + k + 1 None BRCS k Branch if Carry Set if $(C=0)$ then PC ← PC + k + 1 None BRCC k Branch if Carry Cleared if $(C=0)$ then PC ← PC + k + 1 None BRCC k Branch if Same or Higher if $(C=0)$ then PC ← PC + k + 1 None BRCD k Branch if Same or Higher if $(C=0)$ then PC ← PC + k + 1 None BRCD k Branch if Same or Higher if $(C=0)$ then PC ← PC + k + 1 None BRCD k Branch if Same or Higher if $(C=0)$ then PC ← PC + k + 1 None BRCD k Branch if Lower if $(C=0)$ then PC ← PC + k + 1 None BRCD k Branch if Lower if $(C=0)$ then PC ← PC + k + 1 None BRCD k Branch if Lower if $(C=0)$ then PC ← PC + k + 1 None BRCD k Branch if Lower if $(C=0)$ then PC ← PC + k + 1 None BRCD k Branch if Greater or Equal, Signed if $(N=0)$ then PC ← PC + k + 1 None BRCD k Branch if Greater or Equal, Signed if $(N=0)$ then PC ← PC + k + 1 None BRCD k Branch if Greater or Equal, Signed if $(N=0)$ then PC ← PC + k + 1 None			Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
SBRSRr, bSkip if Bit in Register is Setif $(Rr(b)=1)$ PC ← PC + 2 or 3NoneSBICP, bSkip if Bit in I/O Register Clearedif $(P(b)=0)$ PC ← PC + 2 or 3NoneSBISP, bSkip if Bit in I/O Register is Setif $(P(b)=1)$ PC ← PC + 2 or 3NoneBRBSs, kBranch if Status Flag Setif $(SREG(s)=1)$ then PC←PC+k+1NoneBRBCs, kBranch if Status Flag Clearedif $(SREG(s)=0)$ then PC←PC+k+1NoneBREQkBranch if Equalif $(Z=1)$ then PC ← PC + k+1NoneBRNEkBranch if Not Equalif $(Z=0)$ then PC ← PC + k+1NoneBRCSkBranch if Carry Setif $(C=1)$ then PC ← PC + k+1NoneBRCCkBranch if Carry Clearedif $(C=0)$ then PC ← PC + k+1NoneBRSHkBranch if Same or Higherif $(C=0)$ then PC ← PC + k+1NoneBRLOkBranch if Lowerif $(C=1)$ then PC ← PC + k+1NoneBRMIkBranch if Minusif $(N=1)$ then PC ← PC + k+1NoneBRPLkBranch if Greater or Equal, Signedif $(N=0)$ then PC ← PC + k+1NoneBRCEkBranch if Greater or Equal, Signedif $(N=0)$ then PC ← PC + k+1NoneBRCTkBranch if Greater or Equal, Signedif $(N=0)$ then PC ← PC + k+1NoneBRLTkBranch if Less Than Zero, Signedif $(N=0)$ then PC ← PC + k+1None			Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBICP, bSkip if Bit in I/O Register Clearedif (P(b)=0) PC ← PC + 2 or 3NoneSBISP, bSkip if Bit in I/O Register is Setif (P(b)=1) PC ← PC + 2 or 3NoneBRBSs, kBranch if Status Flag Setif (SREG(s) = 1) then PC←PC+k+1NoneBRBCs, kBranch if Status Flag Clearedif (SREG(s) = 0) then PC←PC+k+1NoneBREQkBranch if Equalif (Z = 1) then PC ← PC + k + 1NoneBRNEkBranch if Not Equalif (Z = 0) then PC ← PC + k + 1NoneBRCSkBranch if Carry Setif (C = 1) then PC ← PC + k + 1NoneBRCCkBranch if Carry Clearedif (C = 0) then PC ← PC + k + 1NoneBRSHkBranch if Same or Higherif (C = 0) then PC ← PC + k + 1NoneBRLOkBranch if Lowerif (C = 1) then PC ← PC + k + 1NoneBRMIkBranch if Minusif (N = 1) then PC ← PC + k + 1NoneBRPLkBranch if Greater or Equal, Signedif (N = 0) then PC ← PC + k + 1NoneBRCkBranch if Greater or Equal, Signedif (N = V = 0) then PC ← PC + k + 1NoneBRLTkBranch if Less Than Zero, Signedif (N = V = 1) then PC ← PC + k + 1None			Skip if Bit in Register Cleared	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBSs, kBranch if Status Flag Setif $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRBCs, kBranch if Status Flag Clearedif $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$ NoneBREQkBranch if Equalif $(Z = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRNEkBranch if Not Equalif $(Z = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRCSkBranch if Carry Setif $(C = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRCCkBranch if Carry Clearedif $(C = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRSHkBranch if Same or Higherif $(C = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None			Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
BRBCs, kBranch if Status Flag Clearedif (SREG(s) = 0) then $PC\leftarrow PC+k+1$ NoneBREQkBranch if Equalif $(Z = 1)$ then $PC\leftarrow PC+k+1$ NoneBRNEkBranch if Not Equalif $(Z = 0)$ then $PC\leftarrow PC+k+1$ NoneBRCSkBranch if Carry Setif $(C = 1)$ then $PC\leftarrow PC+k+1$ NoneBRCCkBranch if Carry Clearedif $(C = 0)$ then $PC\leftarrow PC+k+1$ NoneBRSHkBranch if Same or Higherif $(C = 0)$ then $PC\leftarrow PC+k+1$ NoneBRLOkBranch if Lowerif $(C = 1)$ then $PC\leftarrow PC+k+1$ NoneBRMIkBranch if Minusif $(N = 1)$ then $PC\leftarrow PC+k+1$ NoneBRPLkBranch if Plusif $(N = 0)$ then $PC\leftarrow PC+k+1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC\leftarrow PC+k+1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC\leftarrow PC+k+1$ None			Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BREQkBranch if Equalif $(Z=1)$ then $PC \leftarrow PC + k + 1$ NoneBRNEkBranch if Not Equalif $(Z=0)$ then $PC \leftarrow PC + k + 1$ NoneBRCSkBranch if Carry Setif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRCCkBranch if Carry Clearedif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None			Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRNEkBranch if Not Equalif $(Z=0)$ then $PC \leftarrow PC + k + 1$ NoneBRCSkBranch if Carry Setif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRCCkBranch if Carry Clearedif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V=1)$ then $PC \leftarrow PC + k + 1$ None			Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BRNEkBranch if Not Equalif $(Z=0)$ then $PC \leftarrow PC + k + 1$ NoneBRCSkBranch if Carry Setif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRCCkBranch if Carry Clearedif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V=1)$ then $PC \leftarrow PC + k + 1$ None			Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRCSkBranch if Carry Setif (C = 1) then PC \leftarrow PC + k + 1NoneBRCCkBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1NoneBRSHkBranch if Same or Higherif (C = 0) then PC \leftarrow PC + k + 1NoneBRLOkBranch if Lowerif (C = 1) then PC \leftarrow PC + k + 1NoneBRMIkBranch if Minusif (N = 1) then PC \leftarrow PC + k + 1NoneBRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1NoneBRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1NoneBRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then PC \leftarrow PC + k + 1None			Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$		1/2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				· ' '		1/2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$,			1/2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$,			1/2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						1/2
BRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None		+				1/2
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		+		<u> </u>		1/2
BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 1)$ then PC \leftarrow PC + k + 1 None		+				1/2
				· ' '		
brino K Branch if Haif Carry Flag Set If (H = 1) then PC ← PC + K + 1 None						1/2
					+	1/2
BRHC k Branch if Half Carry Flag Cleared if (H = 0) then PC ← PC + k + 1 None				` '		1/2
BRTS k Branch if T Flag Set if (T = 1) then PC ← PC + k + 1 None			,			1/2
BRTC k Branch if T Flag Cleared if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None				· ' '		1/2
BRVS k Branch if Overflow Flag is Set if (V = 1) then PC \leftarrow PC + k + 1 None			,			1/2
BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC \leftarrow PC + k + 1 None			Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2

5. Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST I	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None C	1
SEC CLC		Set Carry	C ← 1	С	1
SEN		Clear Carry Set Negative Flag	C ← 0 N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1←0	i	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER II	1			Т	T
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD LD	Rd, X	Load Indirect	Rd ← (X)	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X Rd, Y	Load Indirect and Pre-Dec. Load Indirect	$X \leftarrow X - 1$, $Rd \leftarrow (X)$ $Rd \leftarrow (Y)$	None None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	D. 7	Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	1	Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1





5. Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks				
OUT	P, Rr	Out Port	P ← Rr	None	1				
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2				
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2				
MCU CONTROL INS	MCU CONTROL INSTRUCTIONS								
NOP		No Operation		None	1				
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1				
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1				
BREAK		Break	For On-chip Debug Only	None	N/A				



Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operation Range
1	4.0 - 25V	ATmega406-1AAU ⁽²⁾	48AA	Industrial (-30°C to 85°C)

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.




	Package Type
48AA	48-lead, 7 x 7 x 1.44 mm body, 0.5 mm lead pitch, Low Profile Plastic Quad Flat Package (LQFP)



7. Packaging Information

7.1 48AA



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.60	
A1	0.05	_	0.15	
A2	1.35	1.40	1.45	
D	8.75	9.00	9.25	
D1	6.90	7.00	7.10	Note 2
E	8.75	9.00	9.25	
E1	6.90	7.00	7.10	Note 2
В	0.17	_	0.27	
С	0.09	_	0.20	
L	0.45	_	0.75	
е		0.50 TYP		

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation BBC.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.08 mm maximum.

10/5/2001

LE								
8AA.	48-lead.	7 x	7	mm	Body	Size.	1.4	mm

48AA, 48-lead, 7 x 7 mm Body Size, 1.4 mm Body Inickness,
${\it 0.5~mm~Lead~Pitch,~Low~Profile~Plastic~Quad~Flat~Package~(LQFP)}\\$

DRAWING NO.	REV.
48AA	С

8. **Errata**

Rev. F 8.1

- Voltage-ADC Common Mode Offset
- Voltage Reference Spike

1. Voltage-ADC Common Mode Offset

The cell conversion will have an Offset-error depending on the Common Mode (CM) level. This means that the error of a cell is depending on the voltage of the lower cells. The CM Offset is calibrated away in Atmel production when the cells are balanced. When the cells get un-balanced the CM depending offset will reappear:


- Cell 1 defines its own CM level, and will never be affected by the CM dependent offset.
- b. The CM level for Cell 2 will change if Cell 1 voltage deviates from Cell 2 voltage.
- The CM level for Cell 3 will change if Cell 1 and/or Cell 2 voltage deviates from the voltage at Cell 3. The worst-case error is when Cell 1 and 2 are balanced while Cell 3 voltage deviates from the voltage at Cell 1 and 2.
- d. The CM level for Cell 4 will change if Cell 1, Cell 2 and/or Cell 3 deviate from the voltage at Cell 4. The worst-case error is when Cell 1, Cell 2 and Cell 3 are balanced while Cell 4 voltage deviates from the voltage at Cell 1, 2 and 3.

Figure 9-1 on page 18, shows the error of Cell2, Cell3 and Cell4 with 5% and 10% unbalanced cells.






Figure 8-1. CM Offset with unbalanced cells.



10 % unbalanced cells



Problem Fix/Workaround

Avoid getting unbalanced cells by using the internal cell balancing FETs.

2. Voltage Reference spike

The Voltage Reference, VREF, will spike each time the internal temperature sensor is enabled. The temperature sensor is enabled when the VTEMP is selected in the VADMUX register and the V-ADC is enabled by the VADEN bit.

The spike will be approximately 50mV and lasts for about 5ms, and it will affect any ongoing current accumulation in the CC-ADC, as well as V-ADC conversions in the period of the spike. Figure 9-2 on page 19 illustrates the Voltage Reference spike.




Figure 8-2. Voltage Reference Spike

Problem workaround:

To get correct temperature measurement, the VADSC bit should not be written until the spike has settled (external decoupling capacitor of $1\mu F$).



8.2 Rev. E

- Voltage ADC not functional below 0°C
- Voltage-ADC Common Mode Offset
- Voltage Reference Spike

1. Voltage-ADC Failing at Low Temperatures

Voltage ADC not functional below 0°C. The voltage ADC has a very large error below 0°C, and can not be used

Problem Fix/Workaround

Do not use this revision below 0 celsius.


2. Voltage-ADC Common Mode Offset

The cell conversion will have an Offset-error depending on the Common Mode (CM) level. This means that the error of a cell is depending on the voltage of the lower cells. The CM Offset is calibrated away in Atmel production when the cells are balanced. When the cells get un-balanced the CM depending offset will reappear:


- a. Cell 1 defines its own CM level, and will never be affected by the CM dependent offset.
- b. The CM level for Cell 2 will change if Cell 1 voltage deviates from Cell 2 voltage.
- c. The CM level for Cell 3 will change if Cell 1 and/or Cell 2 voltage deviates from the voltage at Cell 3. The worst-case error is when Cell 1 and 2 are balanced while Cell 3 voltage deviates from the voltage at Cell 1 and 2.
- d. The CM level for Cell 4 will change if Cell 1, Cell 2 and/or Cell 3 deviate from the voltage at Cell 4. The worst-case error is when Cell 1, Cell 2 and Cell 3 are balanced while Cell 4 voltage deviates from the voltage at Cell 1, 2 and 3.

Figure 9-1 on page 18, shows the error of Cell2, Cell3 and Cell4 with 5% and 10% unbalanced cells.

CM Offset with unbalanced cells. Figure 8-3.







Problem Fix/Workaround

Avoid getting unbalanced cells by using the internal cell balancing FETs.

3. Voltage Reference Spike


The Voltage Reference, VREF, will spike each time a temperature measurement is started with the Voltage-ADC.

Problem Fix/Workaround

An accurate temperature measurement could be obtained by doing 10 temperature conversions immediately after each other. The first 9 results would be inaccurate, but the 10th conversion will be correct.


Figure 9-4 on page 22 illustrates the spike on the Voltage Reference when doing 10 temperature conversions in a row (external decoupling capacitor of 1µF).


Figure 8-4. Voltage Reference Spike



If the CC-ADC is doing current accumulation while the V-ADC is doing temperature measurement, both the Instantaneous and the Accumulated conversion results will be affected. The spike on VREF will be visible on 1 Accumulated Current (CADAC3...0) and 2 Instantaneous Current (CADIC1...0) conversion results.

8.3 Rev. D





- Voltage Reference Spike
- Voltage Regulator Start-up sequence
- V_{REF} influenced by MCU state
- EEPROM read from application code does not work in Lock Bit Mode 3

1. Voltage-ADC Failing at Low Temperatures

Voltage ADC not functional below 0°C. The voltage ADC has a very large error below 0°C, and can not be used

Problem Fix/Workaround


1. Voltage-ADC Common Mode Offset

The cell conversion will have an Offset-error depending on the Common Mode (CM) level. This means that the error of a cell is depending on the voltage of the lower cells. The CM Offset is calibrated away in Atmel production when the cells are balanced. When the cells get un-balanced the CM depending offset will reappear:

- Cell 1 defines its own CM level, and will never be affected by the CM dependent offset.
- b. The CM level for Cell 2 will change if Cell 1 voltage deviates from Cell 2 voltage.
- c. The CM level for Cell 3 will change if Cell 1 and/or Cell 2 voltage deviates from the voltage at Cell 3. The worst-case error is when Cell 1 and 2 are balanced while Cell 3 voltage deviates from the voltage at Cell 1 and 2.
- d. The CM level for Cell 4 will change if Cell 1, Cell 2 and/or Cell 3 deviate from the voltage at Cell 4. The worst-case error is when Cell 1, Cell 2 and Cell 3 are balanced while Cell 4 voltage deviates from the voltage at Cell 1, 2 and 3.

Figure 9-1 on page 18, shows the error of Cell2, Cell3 and Cell4 with 5% and 10% unbalanced cells.

Figure 8-5. CM Offset with unbalanced cells.



Problem Fix/Workaround

Avoid getting unbalanced cells by using the internal cell balancing FETs.




3. Voltage Reference Spike


The Voltage Reference, VREF, will spike each time a temperature measurement is started with the Voltage-ADC.

Problem Fix/Workaround

An accurate temperature measurement could be obtained by doing 10 temperature conversions immediately after each other. The first 9 results would be inaccurate, but the 10th conversion will be correct.

Figure 9-6 illustrates the spike on the Voltage Reference when doing 10 temperature conversions in a row (external decoupling capacitor of 1μ F).





If the CC-ADC is doing current accumulation while the V-ADC is doing temperature measurement, both the Instantaneous and the Accumulated conversion results will be affected. The spike on VREF will be visible on 1 Accumulated Current (CADAC3...0) and 2 Instantaneous Current (CADIC1...0) conversion results.

4. Voltage Regulator Start-up sequence

When powering up ATmega406 some precautions are necessary to ensure proper start-up of the Voltage Regulator.

Problem Fix/Workaround

The three steps below are needed to ensure proper start-up of the voltage regulator.

- a. Do NOT connect a capacitor larger than 100 nF on the VFET pin. This is to ensure fast rise time on the VFET pin when a supply voltage is connected.
- b. During assembly, always connect Cell1 first, then Cell2 and so on until the top cell is connected to PVT. If the cell voltages are about 2 volts or larger, the Voltage Regulator will normally start up properly in Power-off mode (VREG appr. 2.8 volts).
- c. After all cells have been assembled as described in step 2, a charger source must be connected at the BATT+ terminal to initialize the chip, see Section 8.3 "Power-on Reset and Charger Connect" on page 38 in the datasheet.

If the Voltage Regulator started up in Power-off during assembly of the cells, the chip will initialize when the charger source makes the voltage at the BATT pin exceed 7 - 8 Volts.

If the Voltage Regulator did not start up properly, the charger source has one additional requirement to ensure proper start up and initialization. In this case the charger source must ensure that the voltage at the VFET pin increases quickly at least 3 Volts above the voltage at the PVT pin, and that the voltage at the BATT pin exceeds 7 - 8 Volts. This will start up and initialize the chip directly.

5. V_{REF} influenced by MCU state

The reference voltage at the V_{REF} pin depends on the following conditions of the device:

- a. Charger Over-current and/or Discharge Over-current Protection active but Short-circuit inactive. This will increase V_{RFF} voltage with typical 1 mV compared to a condition were all Current Protections are disabled.
- Short-circuit Protection active. Short-circuit measurements are activated when SCD in BPCR is zero (default) and DFE in FET Control and Status Register (FCSR) is set. This will increase V_{RFF} voltage with typical 8 mV compared to a condition with shortcircuit measurements inactive.
- c. V-ADC conversion of the internal VTEMP voltage. This will increase V_{REF} voltage with typical 15 mV compared to a condition with short-circuit measurements inactive.

Problem Fix/Work around

To ensure the highest accuracy, set the Bandgap Calibration Register (BGCC) to get 1.100 V at V_{REF} after the chip is configured with the actual Battery Protection settings and the Discharge FET is enabled.

6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

Problem Fix/Work around

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.



9. Datasheet Revision History

9.1 Rev 2548E - 07/06

- 1. Updated "Pin Configurations" on page 2.
- 2. Updated "ADC Noise Reduction Mode" on page 32.
- 3. Updated "Power-save Mode" on page 32.
- 4. Updated "Power-down Mode" on page 33.
- 5 Updated "Power-off Mode" on page 33.
- 6. Updated "Power Reduction Register" on page 36.
- 7. Added "Voltage ADC" on page 37 and "Coloumb Counter" on page 38.
- 8. Updated "Reset Sources" on page 39.
- 9. Updated "Power-on Reset and Charger Connect" on page 40.
- 10. Updated "External Reset" on page 41.
- 11. V_{CC} replaced by VREG in "Brown-out Detection" on page 42.
- 12. Updated "Alternate Port Functions" on page 66.
- 13. Updated "Internal Clock Source" on page 103.
- 14. Updated "External Clock Source" on page 103.
- 15. Updated Features in "Coulomb Counter Dedicated Fuel Gauging Sigma-delta ADC" on page 106.
- Updated Operation in Section 18. "Coulomb Counter Dedicated Fuel Gauging Sigma-delta ADC" on page 106.
- 17. Updated Features in "Voltage Regulator" on page 114.
- 18. Updated Operation in "Voltage Regulator" on page 114.
- 19. Updated Bit description in "VADCL and VADCH The V-ADC Data Register" on page 119.
- 20. Updated "Writing to Bandgap Calibration Registers" on page 122.
- 21. Updated Text in "Register Description for FET Control" on page 134.
- 22. Added "MCUCR MCU Control Register" on page 176.
- 23 Updated "Operating Circuit" on page 223
- 24. Updated "Electrical Characteristics" on page 225.
- 25. Added "Typical Characteristics Preliminary" on page 232.
- 26 Updated "Register Summary" on page 236.
- 27. Updated "Errata" on page 17.
- 28. Updated Table 9-2 on page 48, Table 27-5 on page 189.
- 29. Updated Figure 8-1 on page 35, Figure 9-5 on page 42, Figure 17-2 on page 104, Figure 18-2 on page 107, Figure 18-3 on page 108, Figure 19-1 on page 114, Figure 29-1 on page 223.
- 30. Updated Register Adresses.

9.2 Rev 2548D - 06/05

1. Updated Section 9. "Errata" on page 17.

9.3 Rev 2548C - 05/05

1. Updated Section 9. "Errata" on page 17.

9.4 Rev 2548B - 04/05

- 1. Typos updated, bit "PSRASY" removed, CS12:0 renamed CS1[2:0].
- 2. Removed "BGEN" bit in BGCCR register. The bandgap voltage reference is always enabled in ATmega406 revision E.
- 3. Updated Figure 2-1 on page 3, Figure 6-1 on page 25, Figure 24-9 on page 137, Figure 21-1 on page 120.
- 4. Updated Table 7-2 on page 33, Table 7-3 on page 34, Table 8-1 on page 38, Table 26-5 on page 181, Figure 27-1 on page 188.
- Updated Section 12.3.2 "Alternate Functions of Port A" on page 66 and Section 21. 5. "Battery Protection" on page 118 description.
- 6. Updated registers "External Interrupt Flag Register - EIFR" on page 55 and "Timer/Counter Control Register B - TCCR0B" on page 89.
- 7. Updated Section 17.1 "Features" on page 103 and Section 17.2 "Operation" on page 103.

Updated Section 19.1 "Features" on page 111.

Updated Section 20.2 "Register Description for Voltage Reference and Temperature Sensor" on page 116.

- 8. Updated Section 29. "Electrical Characteristics" on page 211.
- 9. Updated Section 35. "Errata" on page 225.

