Features

- Low-voltage and Standard-voltage Operation
 - $-1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$
- User-selectable Internal Organization
 - 1K: 128 x 8 or 64 x 16
- Three-wire Serial Interface
- 2 MHz Clock Rate (5V)
- Self-timed Write Cycle (5 ms max)
- High Reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin mini-MAP (MLP 2x3), 8-lead TSSOP and 8-ball dBGA2 Packages
- Die Sales: Wafer Form, Tape and Reel, and Bumped Wafers

Description


The AT93C46D provides 1024 bits of serial electrically erasable programmable readonly memory (EEPROM), organized as 64 words of 16 bits each (when the ORG pin is connected to VCC), and 128 words of 8 bits each (when the ORG pin is tied to ground). The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The AT93C46D is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin mini-MAP (MLP 2x3), 8-lead TSSOP, and 8-lead dBGA2 packages.

The AT93C46D is enabled through the Chip Select pin (CS) and accessed via a three-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the DO pin. The Write cycle is completely self-timed, and no separate Erase cycle is required before Write. The Write cycle is only enabled when the part is in the Erase/Write Enable state. When CS is brought high following the initiation of a Write cycle, the DO pin outputs the Ready/Busy status of the part.

The AT93C46D is available in 1.8 (1.8V to 5.5V) version.

Table 0-1. Pin Configurations

| Pin Name | Function |
|----------|-----------------------|
| CS | Chip Select |
| SK | Serial Data Clock |
| DI | Serial Data Input |
| DO | Serial Data Output |
| GND | Ground |
| VCC | Power Supply |
| ORG | Internal Organization |
| NC | No Connect |





Three-wire Serial EEPROM

1K (128 x 8 or 64 x 16)

AT93C46D

5193F-SEEPR-1/08




Absolute Maximum Ratings*

| Operating Temperature55°C to +125°C |
|--|
| Storage Temperature65°C to +150°C |
| Voltage on Any Pin with Respect to Ground1.0V to +7.0V |
| Maximum Operating Voltage |
| DC Output Current |

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Figure 1-1. **Block Diagram**



- Notes: 1. When the ORG pin is connected to VCC, the "x 16" organization is selected. When it is connected to ground, the "x 8" organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the "x 16" organization is selected.
 - 2. For the AT93C46D, if the "x 16" organization is the mode of choice and pin 6 (ORG) is left unconnected, Atmel® recommends using AT93C46E device. For more details, see the AT93C46E datasheet.

Table 1-1. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +1.8V$ (unless otherwise noted)

| Symbol | Test Conditions | Max | Units | Conditions |
|------------------|--------------------------------|-----|-------|----------------|
| C _{OUT} | Output Capacitance (DO) | 5 | pF | $V_{OUT} = 0V$ |
| C _{IN} | Input Capacitance (CS, SK, DI) | 5 | pF | $V_{IN} = 0V$ |

Note: 1. This parameter is characterized and is not 100% tested.

Table 1-2. DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40$ °C to +85°C, $V_{CC} = +1.8$ V to +5.5V (unless otherwise noted)

| Symbol | Parameter | Test Condition | Test Condition | | Тур | Max | Unit |
|---------------------------------|---------------------|----------------------------------|--------------------------------------|-----------------------|------|-----------------------|------|
| V _{CC1} | Supply Voltage | | 1.8 | | 5.5 | V | |
| V _{CC2} | Supply Voltage | | | 2.7 | | 5.5 | V |
| V _{CC3} | Supply Voltage | | | 4.5 | | 5.5 | V |
| | Complet Compant | V 5 0V | READ at 1.0 MHz | | 0.5 | 2.0 | mA |
| I _{CC} | Supply Current | V _{CC} = 5.0V | WRITE at 1.0 MHz | | 0.5 | 2.0 | mA |
| I _{SB1} | Standby Current | V _{CC} = 1.8V | CS = 0V | | 0.4 | 1.0 | μΑ |
| I _{SB2} | Standby Current | V _{CC} = 2.7V | CS = 0V | | 6.0 | 10.0 | μΑ |
| I _{SB3} | Standby Current | V _{CC} = 5.0V | CS = 0V | | 10.0 | 15.0 | μΑ |
| I _{IL} | Input Leakage | $V_{IN} = 0V \text{ to } V_{CC}$ | | | 0.1 | 1.0 | μΑ |
| I _{OL} | Output Leakage | $V_{IN} = 0V \text{ to } V_{CC}$ | | | 0.1 | 1.0 | μΑ |
| V _{IL1} (1) | Input Low Voltage | 27/1 | | -0.6 | | 0.8 | .,, |
| V _{IH1} (1) | Input High Voltage | 2.7∨ ≤ ∨ | ′ _{CC} ≤ 5.5 <mark>V</mark> | 2.0 | | V _{CC} + 1 | V |
| V _{IL2} ⁽¹⁾ | Input Low Voltage | 4.004.00 | 4 | -0.6 | | V _{CC} x 0.3 | ., |
| V _{IH2} ⁽¹⁾ | Input High Voltage | 1.8V ≤ V | $1.8V \le V_{CC} \le 2.7V$ | | | V _{CC} + 1 | V |
| V _{OL1} | Output Low Voltage | 0.71/ ()/ (5.51/ | I _{OL} = 2.1 mA | | | 0.4 | V |
| V _{OH1} | Output High Voltage | $2.7V \le V_{CC} \le 5.5V$ | $I_{OH} = -0.4 \text{ mA}$ | 2.4 | | | V |
| V _{OL2} | Output Low Voltage | 4.01/ .1/ | I _{OL} = 0.15 mA | | | 0.2 | V |
| V _{OH2} | Output High Voltage | $1.8V \le V_{CC} \le 2.7V$ | I _{OH} = -100 μA | V _{CC} - 0.2 | | | V |

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 1-3. AC Characteristics Applicable over recommended operating range from $T_{AI} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +2.7\text{V}$ to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

| Symbol | Parameter | Test Condition | | Min | Тур | Max | Units |
|--------------------------|-------------------------------|---|--|--------------------|-----|--------------------|--------------|
| f _{SK} | SK Clock Frequency | $\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$ | | 0 0 0 | | 2 1 0.25 | MHz |
| t _{SKH} | SK High Time | $ 4.5V \le V_{CC} \le 5.5V \\ 2.7V \le V_{CC} \le 5.5V \\ 1.8V \le V_{CC} \le 5.5V $ | | 250 250 1000 | | | ns |
| t _{SKL} | SK Low Time | $\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$ | | 250 250 1000 | | | ns |
| t _{CS} | Minimum CS Low Time | $\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$ | | 250 250 1000 | | | ns |
| t _{css} | CS Setup Time | Relative to SK | $ 4.5V \le V_{CC} \le 5.5V $ $ 2.7V \le V_{CC} \le 5.5V $ $ 1.8V \le V_{CC} \le 5.5V $ | 50 50 200 | | | ns |
| t _{DIS} | DI Setup Time | Relative to SK | $4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$ | 100 100 400 | | | ns |
| t _{CSH} | CS Hold Time | Relative to SK | | 0 | | | ns |
| t _{DIH} | DI Hold Time | Relative to SK | $4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$ | 100 100 400 | | | ns |
| t _{PD1} | Output Delay to "1" | AC Test | $4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$ | C | | 250 250 1000 | ns |
| t _{PD0} | Output Delay to "0" | AC Test | $4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$ | | | 250 250 1000 | ns |
| t _{SV} | CS to Status Valid | AC Test | $4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$ | | | 250 250 1000 | ns |
| t _{DF} | CS to DO in High Impedance | AC Test CS = V _{IL} | $4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$ | | | 100 150 400 | ns |
| t _{WP} | Write Cycle Time | | 1.8V ≤ V _{CC} ≤ 5.5V | 0.1 | 3 | 5 | ms |
| Endurance ⁽¹⁾ | 5.0V, 25°C | | ' | 1M | | | Write Cycles |

Note: 1. This parameter is ensured by characterization.

Table 1-4. Instruction Set for the AT93C46D

| | | Op | Address | | Data | | |
|-------------|----|------|-------------|-------------|---------------------------------|----------------------------------|--|
| Instruction | SB | Code | x 8 | x 16 | x 8 x 16 | | Comments |
| READ | 1 | 10 | $A_6 - A_0$ | $A_5 - A_0$ | | | Reads data stored in memory, at specified address |
| EWEN | 1 | 00 | 11XXXXX | 11XXXX | | | Write enable must precede all programming modes |
| ERASE | 1 | 11 | $A_6 - A_0$ | $A_5 - A_0$ | | | Erases memory location A _n – A ₀ |
| WRITE | 1 | 01 | $A_6 - A_0$ | $A_5 - A_0$ | $D_7 - D_0$ | D ₁₅ – D ₀ | Writes memory location A _n – A ₀ |
| ERAL | 1 | 00 | 10XXXXX | 10XXXX | | | Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to $5.5V$ |
| WRAL | 1 | 00 | 01XXXXX | 01XXXX | D ₇ – D ₀ | D ₁₅ – D ₀ | Writes all memory locations. Valid only at $V_{CC} = 4.5V$ to $5.5V$ |
| EWDS | 1 | 00 | 00XXXXX | 00XXXX | | | Disables all programming instructions |

Note: The Xs in the address field represent DON'T CARE values and must be clocked.

2. Functional Description

The AT93C46D is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. *A valid instruction starts with a rising edge of CS* and consists of a start bit (logic "1") followed by the appropriate op code and the desired memory address location.

READ (READ): The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- or 16-bit data output string.

ERASE/WRITE ENABLE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V_{CC} power is removed from the part.

ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the Erase instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "1" at pin DO indicates that the selected memory location has been erased and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle t_{WP} starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Read/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the



part is ready for further instructions. A Ready/Busy status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle tWP.

ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The ERAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.


WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The WRAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.



Timing Diagrams 3.

Figure 3-1. Synchronous Data Timing



Note: 1. This is the minimum SK period.

Organization Key for Timing Diagrams

| | AT93C46D (1K) | | | | |
|----------------|----------------|-----------------|--|--|--|
| I/O | x 8 | x 16 | | | |
| A _N | A ₆ | A ₅ | | | |
| D _N | D ₇ | D ₁₅ | | | |

Figure 3-2. **READ Timing**




Figure 3-3. EWEN Timing




Figure 3-4. EWDS Timing




Figure 3-5. WRITE Timing





Figure 3-6. WRAL Timing⁽¹⁾



Note: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V.

Figure 3-7. ERASE Timing





Figure 3-8. ERAL Timing⁽¹⁾



Note: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V.

KTTIC

4. AT93C46D Ordering Information

| Ordering Code | Voltage | Package | Operation Range |
|---|---------|----------|---|
| AT93C46D-PU (Bulk form only) | 1.8 | 8P3 | |
| AT93C46DN-SH-B ⁽¹⁾ (NiPdAu Lead finish) | 1.8 | 8S1 | |
| AT93C46DN-SH-T ⁽²⁾ (NiPdAu Lead finish) | 1.8 | 8S1 | Lead-free/Halogen-free/ Industrial Temperature |
| AT93C46D-TH-B ⁽¹⁾ (NiPdAu Lead finish) | 1.8 | 8A2 | (–40°C to 85°C) |
| AT93C46D-TH-T ⁽²⁾ (NiPdAu Lead finish) | 1.8 | 8A2 | (10 0 10 00 0) |
| AT93C46DY6-YH-T ⁽²⁾ (NiPdAu Lead finish) | 1.8 | 8Y6 | |
| AT93C46DU3-UU-T ⁽²⁾ | 1.8 | 8U3-1 | |
| AT93C46D-W-11 ⁽³⁾ | 1.8 | Die Sale | Industrial (-40°C to 85°C) |

Notes: 1. "-B" denotes bulk

- 2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP, Ultra Thin Mini MAP, and dBGA2 = 5K per reel.
- 3. Available in tape and reel, and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Serial Interface Marketing.




| | Package Type | | | | | |
|-------|---|--|--|--|--|--|
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) | | | | | |
| 8S1 | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) | | | | | |
| 8A2 | 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP) | | | | | |
| 8U3-1 | 8-ball, Die Ball Grid Array Package (dBGA2) | | | | | |
| 8Y6 | 8-lead, 2.00 mm x 3.00 mm Body, 0.50mm Pitch, Ultra-Thin Mini-MAO, Dual No Lead Package. (DFN), (MLP 2x3mm) | | | | | |
| | Options | | | | | |
| -1.8 | Low Voltage (1.8V to 5.5V) | | | | | |

5. Part Marking Scheme

5.1 AT93C46D 8-PDIP

| TOP MARK | Seal Year | Y = SEAL YI | EAR | WW = SEAL WEEK |
|---------------------|-----------|-------------|------------|-----------------------|
| | Seal Week | 6: 2006 | 0: 2010 | 02 = Week 2 |
| | 1 1 1 | 7: 2007 | 1: 2011 | 04 = Week 4 |
| | - | 8: 2008 | 2: 2012 | :: : :::: : |
| A T M L U | Y W W | 9: 2009 | 3: 2013 | :: : :::: :: |
| | - | | | 50 = Week 50 |
| 4 6 D 1 | | | | 52 = Week 52 |
| | - | | | |
| * Lot Number | | Lot Number | to Use ALL | Characters in Marking |
| | - | | | |
| 1 | | BOTTOM MARK | K | |
| Pin 1 Indicator (Do | ot) | | No Bott | com Mark |

5.2 AT93C46D 8-SOIC



5.3 AT93C46D 8-TSSOP

TOP MARK

| Pir | 1 1 | Indic | cator | (Dot) |
|-----|-----|-------|-------|-------|
| 1 | | | | |
| | | | | |
| * | Н | Y | M | W |
| | | | | |
| 4 | 6 | D | 1 | * |
| | | | | |


| Y = | SEAL | YEAR | | WW | = : | SEAL V | VEEK |
|-----|------|------|------|-----|-----|--------|------|
| 6: | 2006 | 0: | 2010 | 02 | = | Week | 2 |
| 7: | 2007 | 1: | 2011 | 0.4 | = | Week | 4 |
| 8: | 2008 | 2: | 2012 | :: | : | :::: | : |
| 9: | 2009 | 3: | 2013 | :: | : | :::: | :: |
| | | | | 50 | = | Week | 50 |
| | | | | 52 | = | Week | 52 |


BOTTOM MARK

| | - | - - | | | | | - |
|----|-----|-------|-------|------|----------|---|---|
| С | 0 | | 0 | | | | |
| | - | - - | | | | | |
| A | A | Α | Α | Α | Α | Α | |
| | - | - - | | | | | |
| <- | Pin | 1 | Indio | cato | <u>-</u> | | |

AT93C46D 8-Ultra Thin Mini MAP 5.4

TOP MARK





Y = SEAL YEAR6: 2006 0: 2010 7: 2007 1: 2011 8: 2008 2: 2012 9: 2009 3: 2013





5.5 AT93C46D dBGA2

```
TOP MARK
LINE 1----> 46DU
LINE 2---->
                YMTC
               <-- Pin 1 This Corner
Y = ONE DIGIT YEAR CODE
4: 2004 7: 2007
5: 2005 8: 2008
6: 2006 9: 2009
M = SEAL MONTH (USE ALPHA DESIGNATOR A-L)
 A = JANUARY
 B = FEBRUARY
 J = OCTOBER
 K = NOVEMBER
 L = DECEMBER
   TC = TRACE CODE (ATMEL LOT
   NUMBERS TO CORRESPOND
   WITH ATK TRACE CODE LOG BOOK)
```

6. Package Information

8P3 - PDIP





COMMON DIMENSIONS (Unit of Measure = inches)

SYMBOL MAX NOTE MIN NOM 0.210 A2 0.115 0.130 0.195 0.018 0.014 0.022 5 0.045 0.060 0.070 6 b3 0.030 0.039 0.045 6 С 0.008 0.010 0.014 D 0.355 0.365 0.400 3 D1 0.005 3 Ε 0.300 0.310 0.325 E1 0.240 0.250 0.280 3 0.100 BSC е eA 0.300 BSC 4

0.130

0.150

2

0.115

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.

2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.

3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.


4. E and eA measured with the leads constrained to be perpendicular to datum.

5. Pointed or rounded lead tips are preferred to ease insertion.


Side View

6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).

01/09/02




8S1 - JEDEC SOIC




Small Outline (JEDEC SOIC)

Colorado Springs, CO 80906

8A2 - TSSOP




Top View



End View

COMMON DIMENSIONS

(Unit of Measure = mm)



| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|----------|----------|------|------|
| D | 2.90 | 3.00 | 3.10 | 2, 5 |
| E | 6.40 BSC | | | |
| E1 | 4.30 | 4.40 | 4.50 | 3, 5 |
| Α | _ | _ | 1.20 | |
| A2 | 0.80 | 1.00 | 1.05 | |
| b | 0.19 | _ | 0.30 | 4 |
| е | | 0.65 BSC | | |
| L | 0.45 | 0.60 | 0.75 | |
| L1 | | 1.00 REF | | |

- Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.
 - 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side.
 - 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm
 - 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm.
 - 5. Dimension D and E1 to be determined at Datum Plane H.

5/30/02




2325 Orchard Parkway San Jose, CA 95131

| IIILE |
|--|
| 8A2, 8-lead, 4.4 mm Body, Plastic |
| Thin Shrink Small Outline Package (TSSOP |


| DRAWING NO. | REV. | |
|-------------|------|--|
| 8A2 | В | |
| | | |



8U3-1 - dBGA2



8Y6 - MLP 2x3



Notes:

- 1. This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions, tolerances, datums, etc.
- 2. Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area.
- Soldering the large thermal pad is optional, but not recommended. No electrical connection is accomplished to the device through this pad, so if soldered it should be tied to ground

2325 Orchard Parkway San Jose, CA 95131 **8Y6**, 8-lead 2.0 x 3.0 mm Body, 0.50 mm Pitch, Utlra Thin Mini-Map, Dual No Lead Package (DFN) ,(MLP 2x3)

DRAWING NO. REV. 8Y6 D





7. Revision History

| Doc. Rev. | Date | Comments |
|-----------|---------|--|
| 5193F | 1/2008 | Removed 'preliminary' status |
| 5193E | 11/2007 | Modified 'max' value in AC Characteristics table |
| 5193D | 8/2007 | Moved Pinout figure Added new feature for Die Sales Modified Ordering Information table layout Modified Park Marking Schemes |
| 5193C | 6/2007 | Updated to new template Added Product Markup Scheme Added Technical email contact |
| 5193C | 3/2007 | Corrected Figures 4 and 5. |
| 5193B | 2/2007 | Added 'Ultra Thin' description to 8-lead Mini-MAP package. |
| 5193A | 1/2007 | Initial document release. |



20