

## Features

- High Performance, Low Power AVR<sup>®</sup> 8-bit Microcontroller
- Advanced RISC Architecture
  - 129 Powerful Instructions - Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 1 MIPS throughput per MHz
  - On-chip 2-cycle Multiplier
- Data and Non-Volatile Program Memory
  - 16K Bytes Flash of In-System Programmable Program Memory
    - Endurance: 10,000 Write/Erase Cycles
  - Optional Boot Code Section with Independent Lock Bits
- In-System Programming by On-chip Boot Program
- True Read-While-Write Operation
  - 512 Bytes of In-System Programmable EEPROM
- Endurance: 100,000 Write/Erase Cycles
  - 1024 Bytes Internal SRAM
  - Programming Lock for Flash Program and EEPROM Data Security
- On Chip Debug Interface (debugWIRE)
- Peripheral Features
  - Two or three 12-bit High Speed PSC (Power Stage Controllers) with 4-bit Resolution Enhancement
    - Non Overlapping Inverted PWM Output Pins With Flexible Dead-Time
    - Variable PWM duty Cycle and Frequency
    - Synchronous Update of all PWM Registers
    - Auto Stop Function for Event Driven PFC Implementation
    - Less than 25 Hz Step Width at 150 kHz Output Frequency
    - PSC2 with four Output Pins and Output Matrix
  - One 8-bit General purpose Timer/Counter with Separate Prescaler and Capture Mode
  - One 16-bit General purpose Timer/Counter with Separate Prescaler, Compare Mode and Capture Mode
  - Programmable Serial USART
    - Standard UART mode
    - 16/17 bit Biphase Mode for DALI Communications
  - Master/Slave SPI Serial Interface
  - 10-bit ADC
    - Up To 11 Single Ended Channels and 2 Fully Differential ADC Channel Pairs
    - Programmable Gain (5x, 10x, 20x, 40x on Differential Channels)
    - Internal Reference Voltage
  - 10-bit DAC
  - Two or three Analog Comparator with Resistor-Array to Adjust Comparison Voltage
  - 4 External Interrupts
  - Programmable Watchdog Timer with Separate On-Chip Oscillator
- Special Microcontroller Features
  - Low Power Idle, Noise Reduction, and Power Down Modes
  - Power On Reset and Programmable Brown Out Detection
  - Flag Array in Bit-programmable I/O Space (4 bytes)



8-bit **AVR<sup>®</sup>**  
Microcontroller  
with 16K Bytes  
In-System  
Programmable  
Flash

**AT90PWM216**  
**AT90PWM316**

**Summary**

7710CS-AVR-01/08



- In-System Programmable via SPI Port
- Internal Calibrated RC Oscillator ( 8 MHz)
- On-chip PLL for fast PWM ( 32 MHz, 64 MHz) and CPU (16 MHz)
- Operating Voltage: 2.7V - 5.5V
- Extended Operating Temperature:
  - -40°C to +105°

| Product    | Package     | 12 bit PWM with deadtime | ADC Input | ADC Diff | Analog Compar | Application                                     |
|------------|-------------|--------------------------|-----------|----------|---------------|---|
| AT90PWM216 | SO24        | 2 x 2                    | 8         | 1        | 2             | One fluorescent ballast                         |
| AT90PWM316 | SO32, QFN32 | 3 x 2                    | 11        | 2        | 3             | HID ballast, fluorescent ballast, Motor control |

## 1. History

| Product                  | Revision                |
|--------------------------|-------------------------|
| AT90PWM216<br>AT90PWM316 | First revision of parts |

## 2. Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

### 3. Pin Configurations

Figure 3-1. SOIC 24-pin Package




Figure 3-2. SOIC 32-pin Package





Figure 3-3. QFN32 (7\*7 mm) Package.



### 3.1 Pin Descriptions

Table 3-1. Pin out description

| S024 Pin Number | S032 Pin Number | QFN32 Pin Number | Mnemonic | Type  | Name, Function & Alternate Function                |
|-----------------|-----------------|------------------|----------|-------|--|
| 7               | 9               | 5                | GND      | Power | <b>Ground:</b> 0V reference                        |
| 18              | 24              | 20               | AGND     | Power | <b>Analog Ground:</b> 0V reference for analog part |

Table 3-1. Pin out description (Continued)

| S024 Pin Number | SO32 Pin Number | QFN32 Pin Number | Mnemonic | Type  | Name, Function & Alternate Function  |
|-----------------|-----------------|------------------|----------|-------|--|
| 6               | 8               | 4                | VCC      | power | <b>Power Supply:</b>   |
| 17              | 23              | 19               | AVCC     | Power | <b>Analog Power Supply:</b> This is the power supply voltage for analog part<br>For a normal use this pin must be connected.                             |
| 19              | 25              | 21               | AREF     | Power | <b>Analog Reference :</b> reference for analog converter . This is the reference voltage of the A/D converter. As output, can be used by external analog |
| 8               | 12              | 8                | PBO      | I/O   | MISO (SPI Master In Slave Out)<br>PSCOUT20 output  |
| 9               | 13              | 9                | PB1      | I/O   | MOSI (SPI Master Out Slave In)<br>PSCOUT21 output  |
| 16              | 20              | 16               | PB2      | I/O   | ADC5 (Analog Input Channel5 )<br>INT1  |
| 20              | 27              | 23               | PB3      | I/O   | AMP0- (Analog Differential Amplifier 0 Input Channel )   |
| 21              | 28              | 24               | PB4      | I/O   | AMP0+ (Analog Differential Amplifier 0 Input Channel )   |
| 22              | 30              | 26               | PB5      | I/O   | ADC6 (Analog Input Channel 6)<br>INT 2   |
| 23              | 31              | 27               | PB6      | I/O   | ADC7 (Analog Input Channel 7)<br>ICP1B (Timer 1 input capture alternate input)<br>PSCOUT11 output (see note 1)   |
| 24              | 32              | 28               | PB7      | I/O   | PSCOUT01 output<br>ADC4 (Analog Input Channel 4)<br>SCK (SPI Clock)  |
| NA              | 2               | 30               | PC0      | I/O   | PSCOUT10 output (see note 1)<br>INT3   |
|                 | 7               | 3                | PC1      | I/O   | PSCIN1 (PSC 1 Digital Input)<br>OC1B (Timer 1 Output Compare B)  |
|                 | 10              | 6                | PC2      | I/O   | T0 (Timer 0 clock input)<br>PSCOUT22 output  |
|                 | 11              | 7                | PC3      | I/O   | T1 (Timer 1 clock input)<br>PSCOUT23 output  |
|                 | 21              | 17               | PC4      | I/O   | ADC8 (Analog Input Channel 8)<br>AMP1- (Analog Differential Amplifier 1 Input Channel )  |
|                 | 22              | 18               | PC5      | I/O   | ADC9 (Analog Input Channel 9)<br>AMP1+ (Analog Differential Amplifier 1 Input Channel )  |
|                 | 26              | 22               | PC6      | I/O   | ADC10 (Analog Input Channel 10)<br>ACMP1 (Analog Comparator 1 Positive Input )   |
|                 | 29              | 25               | PC7      | I/O   | D2A : DAC output   |

**Table 3-1.** Pin out description (Continued)

| S024 Pin Number | SO32 Pin Number | QFN32 Pin Number | Mnemonic | Type     | Name, Function & Alternate Function   |
|-----------------|-----------------|------------------|----------|----------|---|
| 1               | 1               | 29               | PD0      | I/O      | PSCOUT0 output<br>XCK (UART Transfer Clock)<br>SS_A (Alternate SPI Slave Select)  |
| 3               | 4               | 32               | PD1      | I/O      | PSCIN0 (PSC 0 Digital Input )<br>CLKO (System Clock Output)   |
| 4               | 5               | 1                | PD2      | I/O      | PSCIN2 (PSC 2 Digital Input)<br>OC1A (Timer 1 Output Compare A)<br>MISO_A (Programming & alternate SPI Master In Slave Out)                     |
| 5               | 6               | 2                | PD3      | I/O      | TXD (Dali/UART Tx data)<br>OC0A (Timer 0 Output Compare A)<br>SS (SPI Slave Select)<br>MOSI_A (Programming & alternate Master Out SPI Slave In) |
| 12              | 16              | 12               | PD4      | I/O      | ADC1 (Analog Input Channel 1)<br>RXD (Dali/UART Rx data)<br>ICP1A (Timer 1 input capture)<br>SCK_A (Programming & alternate SPI Clock)          |
| 13              | 17              | 13               | PD5      | I/O      | ADC2 (Analog Input Channel 2)<br>ACMP2 (Analog Comparator 2 Positive Input )  |
| 14              | 18              | 14               | PD6      | I/O      | ADC3 (Analog Input Channel 3 )<br>ACMPM reference for analog comparators<br>INT0  |
| 15              | 19              | 15               | PD7      | I/O      | ACMP0 (Analog Comparator 0 Positive Input )   |
| 2               | 3               | 31               | PE0      | I/O or I | RESET (Reset Input)<br>OCD (On Chip Debug I/O)  |
| 10              | 14              | 10               | PE1      | I/O      | XTAL1: XTAL Input<br>OC0B (Timer 0 Output Compare B)  |
| 11              | 15              | 11               | PE2      | I/O      | XTAL2: XTAL OuTput<br>ADC0 (Analog Input Channel 0)   |


1. PSCOUT10 & PSCOUT11 are not present on 24 pins package

## 4. Overview

The AT90PWM216/316 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the AT90PWM216/316 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

### 4.1 Block Diagram

Figure 4-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90PWM216/316 provides the following features: 16K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 1024 bytes SRAM, 53 general purpose I/O lines, 32 general purpose working registers, three Power Stage Controllers, two flexible Timer/Counters with compare modes and PWM, one USART with DALI mode, an 11-channel 10-bit ADC with two differential input stage with programmable gain, a 10-bit DAC, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, an On-chip Debug system and four software selectable power saving modes.

The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI ports and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. The ADC Noise Reduction mode stops the CPU and all I/O modules except ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel AT90PWM216/316 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90PWM216/316 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

## 4.2 Pin Descriptions

### 4.2.1 VCC

Digital supply voltage.

### 4.2.2 GND

Ground.

### 4.2.3 Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the AT90PWM216/316 as listed on [page 67](#).

### 4.2.4 Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C is not available on 24 pins package.

Port C also serves the functions of special features of the AT90PWM216/316 as listed on [page 70](#).



#### 4.2.5 Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the AT90PWM216/316 as listed on [page 73](#).

#### 4.2.6 Port E (PE2..0) RESET/ XTAL1/ XTAL2

Port E is an 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

If the RSTDISBL Fuse is programmed, PE0 is used as an I/O pin. Note that the electrical characteristics of PE0 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PE0 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in [Table 9-1 on page 45](#). Shorter pulses are not guaranteed to generate a Reset.

Depending on the clock selection fuse settings, PE1 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PE2 can be used as output from the inverting Oscillator amplifier.

The various special features of Port E are elaborated in [“Alternate Functions of Port E” on page 76](#) and [“Clock Systems and their Distribution” on page 28](#).

#### 4.2.7 AVCC

AVCC is the supply voltage pin for the A/D Converter. It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter.

#### 4.2.8 AREF

This is the analog reference pin for the A/D Converter.

### 4.3 About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

## 5. Register Summary

| Address | Name     | Bit 7   | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1    | Bit 0   | Page                |
|---------|----------|---------|---------|---------|---------|---------|---------|----------|---------|---------------------|
| (0xFF)  | PICR2H   |         |         |         |         |         |         |          |         | page 171            |
| (0xFE)  | PICR2L   |         |         |         |         |         |         |          |         | page 171            |
| (0xFD)  | PFRC2B   | PCAE2B  | PISEL2B | PELEV2B | PFLTE2B | PRFM2B3 | PRFM2B2 | PRFM2B1  | PRFM2B0 | page 169            |
| (0xFC)  | PFRC2A   | PCAE2A  | PISEL2A | PELEV2A | PFLTE2A | PRFM2A3 | PRFM2A2 | PRFM2A1  | PRFM2A0 | page 169            |
| (0xFB)  | PCTL2    | PPRE21  | PPRE20  | PBFM2   | PAOC2B  | PAOC2A  | PARUN2  | PCCYC2   | PRUN2   | page 168            |
| (0xFA)  | PCNF2    | PFIFTY2 | PALOCK2 | PLOCK2  | PMODE21 | PMODE20 | POP2    | PCLKSEL2 | POME2   | page 165            |
| (0xF9)  | OCR2RBH  |         |         |         |         |         |         |          |         | page 164            |
| (0xF8)  | OCR2RBL  |         |         |         |         |         |         |          |         | page 164            |
| (0xF7)  | OCR2SBH  |         |         |         |         |         |         |          |         | page 164            |
| (0xF6)  | OCR2SBL  |         |         |         |         |         |         |          |         | page 164            |
| (0xF5)  | OCR2RAH  |         |         |         |         |         |         |          |         | page 164            |
| (0xF4)  | OCR2RAL  |         |         |         |         |         |         |          |         | page 164            |
| (0xF3)  | OCR2SAH  |         |         |         |         |         |         |          |         | page 164            |
| (0xF2)  | OCR2SAL  |         |         |         |         |         |         |          |         | page 164            |
| (0xF1)  | POM2     | POMV2B3 | POMV2B2 | POMV2B1 | POMV2B0 | POMV2A3 | POMV2A2 | POMV2A1  | POMV2A0 | page 171            |
| (0xF0)  | PSOC2    | POS23   | POS22   | PSYNC21 | PSYNC20 | POEN2D  | POEN2B  | POEN2C   | POEN2A  | page 163            |
| (0xEF)  | PICR1H   |         |         |         |         |         |         |          |         | page 171            |
| (0xEE)  | PICR1L   |         |         |         |         |         |         |          |         | page 171            |
| (0xED)  | PFRC1B   | PCAE1B  | PISEL1B | PELEV1B | PFLTE1B | PRFM1B3 | PRFM1B2 | PRFM1B1  | PRFM1B0 | page 169            |
| (0xEC)  | PFRC1A   | PCAE1A  | PISEL1A | PELEV1A | PFLTE1A | PRFM1A3 | PRFM1A2 | PRFM1A1  | PRFM1A0 | page 169            |
| (0xEB)  | PCTL1    | PPRE11  | PPRE10  | PBFM1   | PAOC1B  | PAOC1A  | PARUN1  | PCCYC1   | PRUN1   | page 167            |
| (0xEA)  | PCNF1    | PFIFTY1 | PALOCK1 | PLOCK1  | PMODE11 | PMODE10 | POP1    | PCLKSEL1 | -       | page 165            |
| (0xE9)  | OCR1RBH  |         |         |         |         |         |         |          |         | page 164            |
| (0xE8)  | OCR1RBL  |         |         |         |         |         |         |          |         | page 164            |
| (0xE7)  | OCR1SBH  |         |         |         |         |         |         |          |         | page 164            |
| (0xE6)  | OCR1SBL  |         |         |         |         |         |         |          |         | page 164            |
| (0xE5)  | OCR1RAH  |         |         |         |         |         |         |          |         | page 164            |
| (0xE4)  | OCR1RAL  |         |         |         |         |         |         |          |         | page 164            |
| (0xE3)  | OCR1SAH  |         |         |         |         |         |         |          |         | page 164            |
| (0xE2)  | OCR1SAL  |         |         |         |         |         |         |          |         | page 164            |
| (0xE1)  | Reserved | -       | -       | -       | -       | -       | -       | -        | -       |                     |
| (0xE0)  | PSOC1    | -       | -       | PSYNC11 | PSYNC10 | -       | POEN1B  | -        | POEN1A  | page 163            |
| (0xDF)  | PICR0H   |         |         |         |         |         |         |          |         | page 170            |
| (0xDE)  | PICR0L   |         |         |         |         |         |         |          |         | page 170            |
| (0xDD)  | PFRC0B   | PCAE0B  | PISEL0B | PELEV0B | PFLTE0B | PRFM0B3 | PRFM0B2 | PRFM0B1  | PRFM0B0 | page 169            |
| (0xDC)  | PFRC0A   | PCAE0A  | PISEL0A | PELEV0A | PFLTE0A | PRFM0A3 | PRFM0A2 | PRFM0A1  | PRFM0A0 | page 169            |
| (0xDB)  | PCTL0    | PPRE01  | PPRE00  | PBFM0   | PAOC0B  | PAOC0A  | PARUN0  | PCCYC0   | PRUN0   | page 166            |
| (0xDA)  | PCNF0    | PFIFTY0 | PALOCK0 | PLOCK0  | PMODE01 | PMODE00 | POP0    | PCLKSEL0 | -       | page 165            |
| (0xD9)  | OCR0RBH  |         |         |         |         |         |         |          |         | page 164            |
| (0xD8)  | OCR0RBL  |         |         |         |         |         |         |          |         | page 164            |
| (0xD7)  | OCR0SBH  |         |         |         |         |         |         |          |         | page 164            |
| (0xD6)  | OCR0SBL  |         |         |         |         |         |         |          |         | page 164            |
| (0xD5)  | OCR0RAH  |         |         |         |         |         |         |          |         | page 164            |
| (0xD4)  | OCR0RAL  |         |         |         |         |         |         |          |         | page 164            |
| (0xD3)  | OCR0SAH  |         |         |         |         |         |         |          |         | page 164            |
| (0xD2)  | OCR0SAL  |         |         |         |         |         |         |          |         | page 164            |
| (0xD1)  | Reserved | -       | -       | -       | -       | -       | -       | -        | -       |                     |
| (0xD0)  | PSOC0    | -       | -       | PSYNC01 | PSYNC00 | -       | POEN0B  | -        | POEN0A  | page 163            |
| (0xCF)  | Reserved | -       | -       | -       | -       | -       | -       | -        | -       |                     |
| (0xCE)  | EUDR     | EUDR7   | EUDR6   | EUDR5   | EUDR4   | EUDR3   | EUDR2   | EUDR1    | EUDR0   | page 222            |
| (0xCD)  | MUBRRH   | MUBRR15 | MUBRR14 | MUBRR13 | MUBRR12 | MUBRR11 | MUBRR10 | MUBRR9   | MUBRR8  | page 227            |
| (0xCC)  | MUBRRL   | MUBRR7  | MUBRR6  | MUBRR5  | MUBRR4  | MUBRR3  | MUBRR2  | MUBRR1   | MUBRR0  | page 227            |
| (0xCB)  | Reserved | -       | -       | -       | -       | -       | -       | -        | -       |                     |
| (0xCA)  | EUCSRC   | -       | -       | -       | -       | FEM     | F1617   | STP1     | STP0    | page 226            |
| (0xC9)  | EUCSRB   | -       | -       | -       | EUSART  | EUSBS   | -       | EMCH     | BODR    | page 225            |
| (0xC8)  | EUCSRA   | UTxS3   | UTxS2   | UTxS1   | UTxS0   | URxS3   | URxS2   | URxS1    | URxS0   | page 224            |
| (0xC7)  | Reserved | -       | -       | -       | -       | -       | -       | -        | -       |                     |
| (0xC6)  | UDR      | UDR07   | UDR06   | UDR05   | UDR04   | UDR03   | UDR02   | UDR01    | UDR00   | page 222 & page 203 |
| (0xC5)  | UBRRH    | -       | -       | -       | -       | UBRR011 | UBRR010 | UBRR09   | UBRR08  | page 208            |
| (0xC4)  | UBRRL    | UBRR07  | UBRR06  | UBRR05  | UBRR04  | UBRR03  | UBRR02  | UBRR01   | UBRR00  | page 208            |
| (0xC3)  | Reserved | -       | -       | -       | -       | -       | -       | -        | -       |                     |
| (0xC2)  | UCSRC    | -       | UMSEL0  | UPM01   | UPM00   | USBS0   | UCSZ01  | UCSZ00   | UCPOL0  | page 206            |
| (0xC1)  | UCSRB    | RXCIE0  | TXCIE0  | UDRIE0  | RXEN0   | TXEN0   | UCSZ02  | RXB80    | TXB80   | page 205            |
| (0xC0)  | UCSRA    | RXC0    | TXC0    | UDRE0   | FE0     | DOR0    | UPE0    | U2X0     | MPCM0   | page 204            |
| (0xBF)  | Reserved | -       | -       | -       | -       | -       | -       | -        | -       |                     |

| Address | Name     | Bit 7       | Bit 6       | Bit 5    | Bit 4    | Bit 3        | Bit 2         | Bit 1        | Bit 0        | Page                     |
|---------|----------|-------------|-------------|----------|----------|--------------|---------------|--------------|--------------|--------------------------|
| (0xBE)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xBD)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xBC)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xBB)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xBA)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xB9)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xB8)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xB7)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xB6)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xB5)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xB4)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xB3)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xB2)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xB1)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xB0)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xAF)  | AC2CON   | AC2EN       | AC2IE       | AC2IS1   | AC2IS0   | AC2SADE-     | AC2M2         | AC2M1        | AC2M0        | <a href="#">page 232</a> |
| (0xAE)  | AC1CON   | AC1EN       | AC1IE       | AC1IS1   | AC1IS0   | AC1ICE       | AC1M2         | AC1M1        | AC1M0        | <a href="#">page 231</a> |
| (0xAD)  | AC0CON   | AC0EN       | AC0IE       | AC0IS1   | AC0IS0   | -            | AC0M2         | AC0M1        | AC0M0        | <a href="#">page 230</a> |
| (0xAC)  | DACH     | - / DAC9    | - / DAC8    | - / DAC7 | - / DAC6 | - / DAC5     | - / DAC4      | DAC9 / DAC3  | DAC8 / DAC2  | <a href="#">page 263</a> |
| (0xAB)  | DACL     | DAC7 / DAC1 | DAC6 / DAC0 | DAC5 / - | DAC4 / - | DAC3 / -     | DAC2 / -      | DAC1 / -     | DAC0 /       | <a href="#">page 263</a> |
| (0xAA)  | DACON    | DAATE       | DATS2       | DATS1    | DATS0    | -            | DALA          | DAOE         | DAEN         | <a href="#">page 262</a> |
| (0xA9)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xA8)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xA7)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xA6)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0xA5)  | PIM2     | -           | -           | PSEIE2   | PEVE2B   | PEVE2A       | -             | -            | PEOPE2       | <a href="#">page 172</a> |
| (0xA4)  | PIFR2    | -           | -           | PSEIE2   | PEV2B    | PEV2A        | PRN21         | PRN20        | PEOP2        | <a href="#">page 173</a> |
| (0xA3)  | PIM1     | -           | -           | PSEIE1   | PEVE1B   | PEVE1A       | -             | -            | PEOPE1       | <a href="#">page 172</a> |
| (0xA2)  | PIFR1    | -           | -           | PSEIE1   | PEV1B    | PEV1A        | PRN11         | PRN10        | PEOP1        | <a href="#">page 173</a> |
| (0xA1)  | PIM0     | -           | -           | PSEIE0   | PEVE0B   | PEVE0A       | -             | -            | PEOPE0       | <a href="#">page 172</a> |
| (0xA0)  | PIFR0    | -           | -           | PSEIE0   | PEV0B    | PEV0A        | PRN01         | PRN00        | PEOP0        | <a href="#">page 172</a> |
| (0x9F)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x9E)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x9D)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x9C)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x9B)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x9A)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x99)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x98)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x97)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x96)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x95)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x94)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x93)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x92)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x91)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x90)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x8F)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x8E)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x8D)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x8C)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x8B)  | OCR1BH   | OCR1B15     | OCR1B14     | OCR1B13  | OCR1B12  | OCR1B11      | OCR1B10       | OCR1B9       | OCR1B8       | <a href="#">page 128</a> |
| (0x8A)  | OCR1BL   | OCR1B7      | OCR1B6      | OCR1B5   | OCR1B4   | OCR1B3       | OCR1B2        | OCR1B1       | OCR1B0       | <a href="#">page 128</a> |
| (0x89)  | OCR1AH   | OCR1A15     | OCR1A14     | OCR1A13  | OCR1A12  | OCR1A11      | OCR1A10       | OCR1A9       | OCR1A8       | <a href="#">page 128</a> |
| (0x88)  | OCR1AL   | OCR1A7      | OCR1A6      | OCR1A5   | OCR1A4   | OCR1A3       | OCR1A2        | OCR1A1       | OCR1A0       | <a href="#">page 128</a> |
| (0x87)  | ICR1H    | ICR115      | ICR114      | ICR113   | ICR112   | ICR111       | ICR110        | ICR19        | ICR18        | <a href="#">page 128</a> |
| (0x86)  | ICR1L    | ICR17       | ICR16       | ICR15    | ICR14    | ICR13        | ICR12         | ICR11        | ICR10        | <a href="#">page 128</a> |
| (0x85)  | TCNT1H   | TCNT115     | TCNT114     | TCNT113  | TCNT112  | TCNT111      | TCNT110       | TCNT19       | TCNT18       | <a href="#">page 128</a> |
| (0x84)  | TCNT1L   | TCNT17      | TCNT16      | TCNT15   | TCNT14   | TCNT13       | TCNT12        | TCNT11       | TCNT10       | <a href="#">page 128</a> |
| (0x83)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |
| (0x82)  | TCCR1C   | FOC1A       | FOC1B       | -        | -        | -            | -             | -            | -            | <a href="#">page 127</a> |
| (0x81)  | TCCR1B   | ICNC1       | ICES1       | -        | WGM13    | WGM12        | CS12          | CS11         | CS10         | <a href="#">page 126</a> |
| (0x80)  | TCCR1A   | COM1A1      | COM1A0      | COM1B1   | COM1B0   | -            | -             | WGM11        | WGM10        | <a href="#">page 124</a> |
| (0x7F)  | DIDR1    | -           | -           | ACMP0D   | AMP0PD   | AMP0ND       | ADC10D/ACMP1D | ADC9D/AMP1PD | ADC8D/AMP1ND | <a href="#">page 254</a> |
| (0x7E)  | DIDR0    | ADC7D       | ADC6D       | ADC5D    | ADC4D    | ADC3D/ACMPMD | ADC2D/ACMP2D  | ADC1D        | ADC0D        | <a href="#">page 254</a> |
| (0x7D)  | Reserved | -           | -           | -        | -        | -            | -             | -            | -            |                          |

| Address     | Name            | Bit 7                              | Bit 6       | Bit 5    | Bit 4    | Bit 3    | Bit 2    | Bit 1       | Bit 0       | Page                                  |
|-------------|-----------------|------------------------------------|-------------|----------|----------|----------|----------|-------------|-------------|---------------------------------------|
| (0x7C)      | <b>ADMUX</b>    | REFS1                              | REFS0       | ADLAR    | -        | MUX3     | MUX2     | MUX1        | MUX0        | <a href="#">page 249</a>              |
| (0x7B)      | <b>ADCSRB</b>   | ADHSM                              | -           | -        | -        | ADTS3    | ADTS2    | ADTS1       | ADTS0       | <a href="#">page 252</a>              |
| (0x7A)      | <b>ADCSRA</b>   | ADEN                               | ADSC        | ADATE    | ADIF     | ADIE     | ADPS2    | ADPS1       | ADPS0       | <a href="#">page 251</a>              |
| (0x79)      | <b>ADCH</b>     | - / ADC9                           | - / ADC8    | - / ADC7 | - / ADC6 | - / ADC5 | - / ADC4 | ADC9 / ADC3 | ADC8 / ADC2 | <a href="#">page 253</a>              |
| (0x78)      | <b>ADCL</b>     | ADC7 / ADC1                        | ADC6 / ADC0 | ADC5 / - | ADC4 / - | ADC3 / - | ADC2 / - | ADC1 / -    | ADC0 / -    | <a href="#">page 253</a>              |
| (0x77)      | <b>AMP1CSR</b>  | AMP1EN                             | -           | AMP1G1   | AMP1G0   | -        | AMP1TS2  | AMP1TS1     | AMP1TS0     | <a href="#">page 258</a>              |
| (0x76)      | <b>AMPOCSR</b>  | AMPOEN                             | -           | AMPOG1   | AMPOG0   | -        | AMPOTS2  | AMPOTS1     | AMPOTS0     | <a href="#">page 257</a>              |
| (0x75)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x74)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x73)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x72)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x71)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x70)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x6F)      | <b>TIMSK1</b>   | -                                  | -           | ICIE1    | -        | -        | OCIE1B   | OCIE1A      | TOIE1       | <a href="#">page 129</a>              |
| (0x6E)      | <b>TIMSK0</b>   | -                                  | -           | -        | -        | -        | OCIE0B   | OCIE0A      | TOIE0       | <a href="#">page 101</a>              |
| (0x6D)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x6C)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x6B)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x6A)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x69)      | <b>EICRA</b>    | ISC31                              | ISC30       | ISC21    | ISC20    | ISC11    | ISC10    | ISC01       | ISC00       | <a href="#">page 80</a>               |
| (0x68)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x67)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x66)      | <b>OSCCAL</b>   | -                                  | CAL6        | CAL5     | CAL4     | CAL3     | CAL2     | CAL1        | CAL0        | <a href="#">page 33</a>               |
| (0x65)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x64)      | <b>PRR</b>      | PRPSC2                             | PRPSC1      | PRPSC0   | PRTIM1   | PRTIM0   | PRSPI    | PRUSART     | PRADC       | <a href="#">page 41</a>               |
| (0x63)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x62)      | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| (0x61)      | <b>CLKPR</b>    | CLKPCE                             | -           | -        | -        | CLKPS3   | CLKPS2   | CLKPS1      | CLKPS0      | <a href="#">page 37</a>               |
| (0x60)      | <b>WDTCR</b>    | WDIF                               | WDIE        | WDP3     | WDCE     | WDE      | WDP2     | WDP1        | WDP0        | <a href="#">page 52</a>               |
| 0x3F (0x5F) | <b>SREG</b>     | I                                  | T           | H        | S        | V        | N        | Z           | C           | <a href="#">page 12</a>               |
| 0x3E (0x5E) | <b>SPH</b>      | SP15                               | SP14        | SP13     | SP12     | SP11     | SP10     | SP9         | SP8         | <a href="#">page 14</a>               |
| 0x3D (0x5D) | <b>SPL</b>      | SP7                                | SP6         | SP5      | SP4      | SP3      | SP2      | SP1         | SP0         | <a href="#">page 14</a>               |
| 0x3C (0x5C) | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| 0x3B (0x5B) | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| 0x3A (0x5A) | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| 0x39 (0x59) | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| 0x38 (0x58) | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| 0x37 (0x57) | <b>SPMCSR</b>   | SPMIE                              | RWWWSB      | -        | RWWWSRE  | BLBSET   | PGWRT    | PGERS       | SPMEN       | <a href="#">page 272</a>              |
| 0x36 (0x56) | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| 0x35 (0x55) | <b>MCUCR</b>    | SPIPS                              | -           | -        | PUD      | -        | -        | IVSEL       | IVCE        | <a href="#">page 58 &amp; page 67</a> |
| 0x34 (0x54) | <b>MCUSR</b>    | -                                  | -           | -        | -        | WDRF     | BORF     | EXTRF       | PORF        | <a href="#">page 48</a>               |
| 0x33 (0x53) | <b>SMCR</b>     | -                                  | -           | -        | -        | SM2      | SM1      | SM0         | SE          | <a href="#">page 39</a>               |
| 0x32 (0x52) | <b>MSMCR</b>    | Monitor Stop Mode Control Register |             |          |          |          |          |             |             | reserved                              |
| 0x31 (0x51) | <b>MONDR</b>    | Monitor Data Register              |             |          |          |          |          |             |             | reserved                              |
| 0x30 (0x50) | <b>ACSR</b>     | ACCKDIV                            | AC2IF       | AC1IF    | AC0IF    | -        | AC2O     | AC1O        | AC0O        | <a href="#">page 233</a>              |
| 0x2F (0x4F) | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| 0x2E (0x4E) | <b>SPDR</b>     | SPD7                               | SPD6        | SPD5     | SPD4     | SPD3     | SPD2     | SPD1        | SPD0        | <a href="#">page 183</a>              |
| 0x2D (0x4D) | <b>SPSR</b>     | SPIF                               | WCOL        | -        | -        | -        | -        | -           | SPI2X       | <a href="#">page 182</a>              |
| 0x2C (0x4C) | <b>SPCR</b>     | SPIE                               | SPE         | DORD     | MSTR     | CPOL     | CPHA     | SPR1        | SPR0        | <a href="#">page 181</a>              |
| 0x2B (0x4B) | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| 0x2A (0x4A) | <b>Reserved</b> | -                                  | -           | -        | -        | -        | -        | -           | -           |                                       |
| 0x29 (0x49) | <b>PLLCSR</b>   | -                                  | -           | -        | -        | -        | PLLF     | PLLE        | PLOCK       | <a href="#">page 35</a>               |
| 0x28 (0x48) | <b>OCR0B</b>    | OCR0B7                             | OCR0B6      | OCR0B5   | OCR0B4   | OCR0B3   | OCR0B2   | OCR0B1      | OCR0B0      | <a href="#">page 101</a>              |
| 0x27 (0x47) | <b>OCR0A</b>    | OCR0A7                             | OCR0A6      | OCR0A5   | OCR0A4   | OCR0A3   | OCR0A2   | OCR0A1      | OCR0A0      | <a href="#">page 101</a>              |
| 0x26 (0x46) | <b>TCNT0</b>    | TCNT07                             | TCNT06      | TCNT05   | TCNT04   | TCNT03   | TCNT02   | TCNT01      | TCNT00      | <a href="#">page 101</a>              |
| 0x25 (0x45) | <b>TCCR0B</b>   | FOCOA                              | FOC0B       | -        | -        | WGM02    | CS02     | CS01        | CS00        | <a href="#">page 100</a>              |
| 0x24 (0x44) | <b>TCCR0A</b>   | COM0A1                             | COM0A0      | COM0B1   | COM0B0   | -        | -        | WGM01       | WGM00       | <a href="#">page 97</a>               |
| 0x23 (0x43) | <b>GTCCR</b>    | TSM                                | ICPSEL1     | -        | -        | -        | -        | -           | PSRSYNC     | <a href="#">page 83</a>               |
| 0x22 (0x42) | <b>EEARH</b>    | -                                  | -           | -        | -        | EEAR11   | EEAR10   | EEAR9       | EEAR8       | <a href="#">page 20</a>               |
| 0x21 (0x41) | <b>EEARL</b>    | EEAR7                              | EEAR6       | EEAR5    | EEAR4    | EEAR3    | EEAR2    | EEAR1       | EEAR0       | <a href="#">page 20</a>               |
| 0x20 (0x40) | <b>EEDR</b>     | EEDR7                              | EEDR6       | EEDR5    | EEDR4    | EEDR3    | EEDR2    | EEDR1       | EEDR0       | <a href="#">page 21</a>               |
| 0x1F (0x3F) | <b>EEDR</b>     | -                                  | -           | -        | -        | EEDR3    | EEDR2    | EEDR1       | EEDR0       | <a href="#">page 21</a>               |
| 0x1E (0x3E) | <b>GPIOR0</b>   | GPIOR07                            | GPIOR06     | GPIOR05  | GPIOR04  | GPIOR03  | GPIOR02  | GPIOR01     | GPIOR00     | <a href="#">page 26</a>               |
| 0x1D (0x3D) | <b>EIMSK</b>    | -                                  | -           | -        | -        | INT3     | INT2     | INT1        | INT0        | <a href="#">page 81</a>               |
| 0x1C (0x3C) | <b>EIFR</b>     | -                                  | -           | -        | -        | INTF3    | INTF2    | INTF1       | INTF0       | <a href="#">page 81</a>               |
| 0x1B (0x3B) | <b>GPIOR3</b>   | GPIOR37                            | GPIOR36     | GPIOR35  | GPIOR34  | GPIOR33  | GPIOR32  | GPIOR31     | GPIOR30     | <a href="#">page 27</a>               |

| Address     | Name            | Bit 7   | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   | Page                     |
|-------------|-----------------|---------|---------|---------|---------|---------|---------|---------|---------|--------------------------|
| 0x1A (0x3A) | <b>GPIOR2</b>   | GPIOR27 | GPIOR26 | GPIOR25 | GPIOR24 | GPIOR23 | GPIOR22 | GPIOR21 | GPIOR20 | <a href="#">page 26</a>  |
| 0x19 (0x39) | <b>GPIOR1</b>   | GPIOR17 | GPIOR16 | GPIOR15 | GPIOR14 | GPIOR13 | GPIOR12 | GPIOR11 | GPIOR10 | <a href="#">page 26</a>  |
| 0x18 (0x38) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |
| 0x17 (0x37) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |
| 0x16 (0x36) | <b>TIFR1</b>    | –       | –       | ICF1    | –       | –       | OCF1B   | OCF1A   | TOV1    | <a href="#">page 130</a> |
| 0x15 (0x35) | <b>TIFR0</b>    | –       | –       | –       | –       | –       | OCF0B   | OCF0A   | TOV0    | <a href="#">page 102</a> |
| 0x14 (0x34) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |
| 0x13 (0x33) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |
| 0x12 (0x32) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |
| 0x11 (0x31) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |
| 0x10 (0x30) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |
| 0x0F (0x2F) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |
| 0x0E (0x2E) | <b>PORTE</b>    | –       | –       | –       | –       | –       | PORTE2  | PORTE1  | PORTE0  | <a href="#">page 79</a>  |
| 0x0D (0x2D) | <b>DDRE</b>     | –       | –       | –       | –       | –       | DDE2    | DDE1    | DDE0    | <a href="#">page 79</a>  |
| 0x0C (0x2C) | <b>PINE</b>     | –       | –       | –       | –       | –       | PINE2   | PINE1   | PINE0   | <a href="#">page 79</a>  |
| 0x0B (0x2B) | <b>PORTD</b>    | PORTD7  | PORTD6  | PORTD5  | PORTD4  | PORTD3  | PORTD2  | PORTD1  | PORTD0  | <a href="#">page 78</a>  |
| 0x0A (0x2A) | <b>DDRD</b>     | DDD7    | DDD6    | DDD5    | DDD4    | DDD3    | DDD2    | DDD1    | DDD0    | <a href="#">page 78</a>  |
| 0x09 (0x29) | <b>PIND</b>     | PIND7   | PIND6   | PIND5   | PIND4   | PIND3   | PIND2   | PIND1   | PIND0   | <a href="#">page 79</a>  |
| 0x08 (0x28) | <b>PORTC</b>    | PORTC7  | PORTC6  | PORTC5  | PORTC4  | PORTC3  | PORTC2  | PORTC1  | PORTC0  | <a href="#">page 78</a>  |
| 0x07 (0x27) | <b>DDRC</b>     | DDC7    | DDC6    | DDC5    | DDC4    | DDC3    | DDC2    | DDC1    | DDC0    | <a href="#">page 78</a>  |
| 0x06 (0x26) | <b>PINC</b>     | PINC7   | PINC6   | PINC5   | PINC4   | PINC3   | PINC2   | PINC1   | PINC0   | <a href="#">page 78</a>  |
| 0x05 (0x25) | <b>PORTB</b>    | PORTB7  | PORTB6  | PORTB5  | PORTB4  | PORTB3  | PORTB2  | PORTB1  | PORTB0  | <a href="#">page 78</a>  |
| 0x04 (0x24) | <b>DDRB</b>     | DDB7    | DDB6    | DDB5    | DDB4    | DDB3    | DDB2    | DDB1    | DDB0    | <a href="#">page 78</a>  |
| 0x03 (0x23) | <b>PINB</b>     | PINB7   | PINB6   | PINB5   | PINB4   | PINB3   | PINB2   | PINB1   | PINB0   | <a href="#">page 78</a>  |
| 0x02 (0x22) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |
| 0x01 (0x21) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |
| 0x00 (0x20) | <b>Reserved</b> | –       | –       | –       | –       | –       | –       | –       | –       |                          |

- Note:
- For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
  - I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
  - Some of the status flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such status flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
  - When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The AT90PWM216/316 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

## 6. Instruction Set Summary

| Mnemonics                                | Operands | Description                              | Operation   | Flags      | #Clocks |
|--|----------|--|---|------------|---------|
| <b>ARITHMETIC AND LOGIC INSTRUCTIONS</b> |          |  |   |            |         |
| ADD                                      | Rd, Rr   | Add two Registers                        | $Rd \leftarrow Rd + Rr$                               | Z,C,N,V,H  | 1       |
| ADC                                      | Rd, Rr   | Add with Carry two Registers             | $Rd \leftarrow Rd + Rr + C$                           | Z,C,N,V,H  | 1       |
| ADIW                                     | Rdl,K    | Add Immediate to Word                    | $Rdh:Rdl \leftarrow Rdh:Rdl + K$                      | Z,C,N,V,S  | 2       |
| SUB                                      | Rd, Rr   | Subtract two Registers                   | $Rd \leftarrow Rd - Rr$                               | Z,C,N,V,H  | 1       |
| SUBI                                     | Rd, K    | Subtract Constant from Register          | $Rd \leftarrow Rd - K$                                | Z,C,N,V,H  | 1       |
| SBC                                      | Rd, Rr   | Subtract with Carry two Registers        | $Rd \leftarrow Rd - Rr - C$                           | Z,C,N,V,H  | 1       |
| SBCI                                     | Rd, K    | Subtract with Carry Constant from Reg.   | $Rd \leftarrow Rd - K - C$                            | Z,C,N,V,H  | 1       |
| SBIW                                     | Rdl,K    | Subtract Immediate from Word             | $Rdh:Rdl \leftarrow Rdh:Rdl - K$                      | Z,C,N,V,S  | 2       |
| AND                                      | Rd, Rr   | Logical AND Registers                    | $Rd \leftarrow Rd \cdot Rr$                           | Z,N,V      | 1       |
| ANDI                                     | Rd, K    | Logical AND Register and Constant        | $Rd \leftarrow Rd \cdot K$                            | Z,N,V      | 1       |
| OR                                       | Rd, Rr   | Logical OR Registers                     | $Rd \leftarrow Rd \vee Rr$                            | Z,N,V      | 1       |
| ORI                                      | Rd, K    | Logical OR Register and Constant         | $Rd \leftarrow Rd \vee K$                             | Z,N,V      | 1       |
| EOR                                      | Rd, Rr   | Exclusive OR Registers                   | $Rd \leftarrow Rd \oplus Rr$                          | Z,N,V      | 1       |
| COM                                      | Rd       | One's Complement                         | $Rd \leftarrow 0xFF - Rd$                             | Z,C,N,V    | 1       |
| NEG                                      | Rd       | Two's Complement                         | $Rd \leftarrow 0x00 - Rd$                             | Z,C,N,V,H  | 1       |
| SBR                                      | Rd,K     | Set Bit(s) in Register                   | $Rd \leftarrow Rd \vee K$                             | Z,N,V      | 1       |
| CBR                                      | Rd,K     | Clear Bit(s) in Register                 | $Rd \leftarrow Rd \cdot (0xFF - K)$                   | Z,N,V      | 1       |
| INC                                      | Rd       | Increment                                | $Rd \leftarrow Rd + 1$                                | Z,N,V      | 1       |
| DEC                                      | Rd       | Decrement                                | $Rd \leftarrow Rd - 1$                                | Z,N,V      | 1       |
| TST                                      | Rd       | Test for Zero or Minus                   | $Rd \leftarrow Rd \cdot Rd$                           | Z,N,V      | 1       |
| CLR                                      | Rd       | Clear Register                           | $Rd \leftarrow Rd \oplus Rd$                          | Z,N,V      | 1       |
| SER                                      | Rd       | Set Register                             | $Rd \leftarrow 0xFF$                                  | None       | 1       |
| MUL                                      | Rd, Rr   | Multiply Unsigned                        | $R1:R0 \leftarrow Rd \times Rr$                       | Z,C        | 2       |
| MULS                                     | Rd, Rr   | Multiply Signed                          | $R1:R0 \leftarrow Rd \times Rr$                       | Z,C        | 2       |
| MULSU                                    | Rd, Rr   | Multiply Signed with Unsigned            | $R1:R0 \leftarrow Rd \times Rr$                       | Z,C        | 2       |
| FMUL                                     | Rd, Rr   | Fractional Multiply Unsigned             | $R1:R0 \leftarrow (Rd \times Rr) \lll 1$              | Z,C        | 2       |
| FMULS                                    | Rd, Rr   | Fractional Multiply Signed               | $R1:R0 \leftarrow (Rd \times Rr) \lll 1$              | Z,C        | 2       |
| FMULSU                                   | Rd, Rr   | Fractional Multiply Signed with Unsigned | $R1:R0 \leftarrow (Rd \times Rr) \lll 1$              | Z,C        | 2       |
| <b>BRANCH INSTRUCTIONS</b>               |          |  |   |            |         |
| RJMP                                     | k        | Relative Jump                            | $PC \leftarrow PC + k + 1$                            | None       | 2       |
| IJMP                                     |          | Indirect Jump to (Z)                     | $PC \leftarrow Z$                                     | None       | 2       |
| JMP                                      | k        | Direct Jump                              | $PC \leftarrow k$                                     | None       | 3       |
| RCALL                                    | k        | Relative Subroutine Call                 | $PC \leftarrow PC + k + 1$                            | None       | 3       |
| ICALL                                    |          | Indirect Call to (Z)                     | $PC \leftarrow Z$                                     | None       | 3       |
| CALL                                     | k        | Direct Call                              | $PC \leftarrow k$                                     | None       | 4       |
| RET                                      |          | Subroutine Return                        | $PC \leftarrow STACK$                                 | None       | 4       |
| RETI                                     |          | Interrupt Return                         | $PC \leftarrow STACK$                                 | I          | 4       |
| CPSE                                     | Rd,Rr    | Compare, Skip if Equal                   | if (Rd = Rr) $PC \leftarrow PC + 2$ or 3              | None       | 1/2/3   |
| CP                                       | Rd,Rr    | Compare                                  | $Rd - Rr$   | Z, N,V,C,H | 1       |
| CPC                                      | Rd,Rr    | Compare with Carry                       | $Rd - Rr - C$   | Z, N,V,C,H | 1       |
| CPI                                      | Rd,K     | Compare Register with Immediate          | $Rd - K$  | Z, N,V,C,H | 1       |
| SBRC                                     | Rr, b    | Skip if Bit in Register Cleared          | if (Rr(b)=0) $PC \leftarrow PC + 2$ or 3              | None       | 1/2/3   |
| SBRS                                     | Rr, b    | Skip if Bit in Register is Set           | if (Rr(b)=1) $PC \leftarrow PC + 2$ or 3              | None       | 1/2/3   |
| SBIC                                     | P, b     | Skip if Bit in I/O Register Cleared      | if (P(b)=0) $PC \leftarrow PC + 2$ or 3               | None       | 1/2/3   |
| SBIS                                     | P, b     | Skip if Bit in I/O Register is Set       | if (P(b)=1) $PC \leftarrow PC + 2$ or 3               | None       | 1/2/3   |
| BRBS                                     | s, k     | Branch if Status Flag Set                | if (SREG(s) = 1) then $PC \leftarrow PC + k + 1$      | None       | 1/2     |
| BRBC                                     | s, k     | Branch if Status Flag Cleared            | if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$      | None       | 1/2     |
| BREQ                                     | k        | Branch if Equal                          | if (Z = 1) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRNE                                     | k        | Branch if Not Equal                      | if (Z = 0) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRCS                                     | k        | Branch if Carry Set                      | if (C = 1) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRCC                                     | k        | Branch if Carry Cleared                  | if (C = 0) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRSH                                     | k        | Branch if Same or Higher                 | if (C = 0) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRLO                                     | k        | Branch if Lower                          | if (C = 1) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRMI                                     | k        | Branch if Minus                          | if (N = 1) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRPL                                     | k        | Branch if Plus                           | if (N = 0) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRGE                                     | k        | Branch if Greater or Equal, Signed       | if (N $\oplus$ V = 0) then $PC \leftarrow PC + k + 1$ | None       | 1/2     |
| BRLT                                     | k        | Branch if Less Than Zero, Signed         | if (N $\oplus$ V = 1) then $PC \leftarrow PC + k + 1$ | None       | 1/2     |
| BRHS                                     | k        | Branch if Half Carry Flag Set            | if (H = 1) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRHC                                     | k        | Branch if Half Carry Flag Cleared        | if (H = 0) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRTS                                     | k        | Branch if T Flag Set                     | if (T = 1) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRTC                                     | k        | Branch if T Flag Cleared                 | if (T = 0) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRVS                                     | k        | Branch if Overflow Flag is Set           | if (V = 1) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |
| BRVC                                     | k        | Branch if Overflow Flag is Cleared       | if (V = 0) then $PC \leftarrow PC + k + 1$            | None       | 1/2     |

| Mnemonics                            | Operands | Description                      | Operation                                | Flags   | #Clocks |
|--------------------------------------|----------|----------------------------------|--|---------|---------|
| BRIE                                 | k        | Branch if Interrupt Enabled      | if ( I = 1) then PC ← PC + k + 1         | None    | 1/2     |
| BRID                                 | k        | Branch if Interrupt Disabled     | if ( I = 0) then PC ← PC + k + 1         | None    | 1/2     |
| <b>BIT AND BIT-TEST INSTRUCTIONS</b> |          |                                  |  |         |         |
| SBI                                  | P,b      | Set Bit in I/O Register          | I/O(P,b) ← 1                             | None    | 2       |
| CBI                                  | P,b      | Clear Bit in I/O Register        | I/O(P,b) ← 0                             | None    | 2       |
| LSL                                  | Rd       | Logical Shift Left               | Rd(n+1) ← Rd(n), Rd(0) ← 0               | Z,C,N,V | 1       |
| LSR                                  | Rd       | Logical Shift Right              | Rd(n) ← Rd(n+1), Rd(7) ← 0               | Z,C,N,V | 1       |
| ROL                                  | Rd       | Rotate Left Through Carry        | Rd(0) ← C, Rd(n+1) ← Rd(n), C ← Rd(7)    | Z,C,N,V | 1       |
| ROR                                  | Rd       | Rotate Right Through Carry       | Rd(7) ← C, Rd(n) ← Rd(n+1), C ← Rd(0)    | Z,C,N,V | 1       |
| ASR                                  | Rd       | Arithmetic Shift Right           | Rd(n) ← Rd(n+1), n=0..6                  | Z,C,N,V | 1       |
| SWAP                                 | Rd       | Swap Nibbles                     | Rd(3..0) ← Rd(7..4), Rd(7..4) ← Rd(3..0) | None    | 1       |
| BSET                                 | s        | Flag Set                         | SREG(s) ← 1                              | SREG(s) | 1       |
| BCLR                                 | s        | Flag Clear                       | SREG(s) ← 0                              | SREG(s) | 1       |
| BST                                  | Rr, b    | Bit Store from Register to T     | T ← Rr(b)                                | T       | 1       |
| BLD                                  | Rd, b    | Bit load from T to Register      | Rd(b) ← T                                | None    | 1       |
| SEC                                  |          | Set Carry                        | C ← 1                                    | C       | 1       |
| CLC                                  |          | Clear Carry                      | C ← 0                                    | C       | 1       |
| SEN                                  |          | Set Negative Flag                | N ← 1                                    | N       | 1       |
| CLN                                  |          | Clear Negative Flag              | N ← 0                                    | N       | 1       |
| SEZ                                  |          | Set Zero Flag                    | Z ← 1                                    | Z       | 1       |
| CLZ                                  |          | Clear Zero Flag                  | Z ← 0                                    | Z       | 1       |
| SEI                                  |          | Global Interrupt Enable          | I ← 1                                    | I       | 1       |
| CLI                                  |          | Global Interrupt Disable         | I ← 0                                    | I       | 1       |
| SES                                  |          | Set Signed Test Flag             | S ← 1                                    | S       | 1       |
| CLS                                  |          | Clear Signed Test Flag           | S ← 0                                    | S       | 1       |
| SEV                                  |          | Set Twos Complement Overflow.    | V ← 1                                    | V       | 1       |
| CLV                                  |          | Clear Twos Complement Overflow   | V ← 0                                    | V       | 1       |
| SET                                  |          | Set T in SREG                    | T ← 1                                    | T       | 1       |
| CLT                                  |          | Clear T in SREG                  | T ← 0                                    | T       | 1       |
| SEH                                  |          | Set Half Carry Flag in SREG      | H ← 1                                    | H       | 1       |
| CLH                                  |          | Clear Half Carry Flag in SREG    | H ← 0                                    | H       | 1       |
| <b>DATA TRANSFER INSTRUCTIONS</b>    |          |                                  |  |         |         |
| MOV                                  | Rd, Rr   | Move Between Registers           | Rd ← Rr                                  | None    | 1       |
| MOVW                                 | Rd, Rr   | Copy Register Word               | Rd+1:Rd ← Rr+1:Rr                        | None    | 1       |
| LDI                                  | Rd, K    | Load Immediate                   | Rd ← K                                   | None    | 1       |
| LD                                   | Rd, X    | Load Indirect                    | Rd ← (X)                                 | None    | 2       |
| LD                                   | Rd, X+   | Load Indirect and Post-Inc.      | Rd ← (X), X ← X + 1                      | None    | 2       |
| LD                                   | Rd, -X   | Load Indirect and Pre-Dec.       | X ← X - 1, Rd ← (X)                      | None    | 2       |
| LD                                   | Rd, Y    | Load Indirect                    | Rd ← (Y)                                 | None    | 2       |
| LD                                   | Rd, Y+   | Load Indirect and Post-Inc.      | Rd ← (Y), Y ← Y + 1                      | None    | 2       |
| LD                                   | Rd, -Y   | Load Indirect and Pre-Dec.       | Y ← Y - 1, Rd ← (Y)                      | None    | 2       |
| LDD                                  | Rd,Y+q   | Load Indirect with Displacement  | Rd ← (Y + q)                             | None    | 2       |
| LD                                   | Rd, Z    | Load Indirect                    | Rd ← (Z)                                 | None    | 2       |
| LD                                   | Rd, Z+   | Load Indirect and Post-Inc.      | Rd ← (Z), Z ← Z+1                        | None    | 2       |
| LD                                   | Rd, -Z   | Load Indirect and Pre-Dec.       | Z ← Z - 1, Rd ← (Z)                      | None    | 2       |
| LDD                                  | Rd, Z+q  | Load Indirect with Displacement  | Rd ← (Z + q)                             | None    | 2       |
| LDS                                  | Rd, k    | Load Direct from SRAM            | Rd ← (k)                                 | None    | 2       |
| ST                                   | X, Rr    | Store Indirect                   | (X) ← Rr                                 | None    | 2       |
| ST                                   | X+, Rr   | Store Indirect and Post-Inc.     | (X) ← Rr, X ← X + 1                      | None    | 2       |
| ST                                   | -X, Rr   | Store Indirect and Pre-Dec.      | X ← X - 1, (X) ← Rr                      | None    | 2       |
| ST                                   | Y, Rr    | Store Indirect                   | (Y) ← Rr                                 | None    | 2       |
| ST                                   | Y+, Rr   | Store Indirect and Post-Inc.     | (Y) ← Rr, Y ← Y + 1                      | None    | 2       |
| ST                                   | -Y, Rr   | Store Indirect and Pre-Dec.      | Y ← Y - 1, (Y) ← Rr                      | None    | 2       |
| STD                                  | Y+q,Rr   | Store Indirect with Displacement | (Y + q) ← Rr                             | None    | 2       |
| ST                                   | Z, Rr    | Store Indirect                   | (Z) ← Rr                                 | None    | 2       |
| ST                                   | Z+, Rr   | Store Indirect and Post-Inc.     | (Z) ← Rr, Z ← Z + 1                      | None    | 2       |
| ST                                   | -Z, Rr   | Store Indirect and Pre-Dec.      | Z ← Z - 1, (Z) ← Rr                      | None    | 2       |
| STD                                  | Z+q,Rr   | Store Indirect with Displacement | (Z + q) ← Rr                             | None    | 2       |
| STS                                  | k, Rr    | Store Direct to SRAM             | (k) ← Rr                                 | None    | 2       |
| LPM                                  |          | Load Program Memory              | R0 ← (Z)                                 | None    | 3       |
| LPM                                  | Rd, Z    | Load Program Memory              | Rd ← (Z)                                 | None    | 3       |
| LPM                                  | Rd, Z+   | Load Program Memory and Post-Inc | Rd ← (Z), Z ← Z+1                        | None    | 3       |
| SPM                                  |          | Store Program Memory             | (Z) ← R1:R0                              | None    | -       |
| IN                                   | Rd, P    | In Port                          | Rd ← P                                   | None    | 1       |
| OUT                                  | P, Rr    | Out Port                         | P ← Rr                                   | None    | 1       |
| PUSH                                 | Rr       | Push Register on Stack           | STACK ← Rr                               | None    | 2       |



| Mnemonics                       | Operands | Description             | Operation                                | Flags | #Clocks |
|---------------------------------|----------|-------------------------|--|-------|---------|
| POP                             | Rd       | Pop Register from Stack | Rd ← STACK                               | None  | 2       |
| <b>MCU CONTROL INSTRUCTIONS</b> |          |                         |  |       |         |
| NOP                             |          | No Operation            |  | None  | 1       |
| SLEEP                           |          | Sleep                   | (see specific descr. for Sleep function) | None  | 1       |
| WDR                             |          | Watchdog Reset          | (see specific descr. for WDR/timer)      | None  | 1       |
| BREAK                           |          | Break                   | For On-chip Debug Only                   | None  | N/A     |

KTTIC





## 7. Ordering Information

| Speed (MHz) | Power Supply | Ordering Code   | Package | Operation Range           |
|-------------|--------------|-----------------|---------|---------------------------|
| 16          | 2.7 - 5.5V   | AT90PWM316-16SE | SO32    | Engineering Samples       |
| 16          | 2.7 - 5.5V   | AT90PWM316-16ME | QFN32   | Engineering Samples       |
| 16          | 2.7 - 5.5V   | AT90PWM216-16SE | SO24    | Engineering Samples       |
| 16          | 2.7 - 5.5V   | AT90PWM316-16SU | SO32    | Extended (-40°C to 105°C) |
| 16          | 2.7 - 5.5V   | AT90PWM316-16MU | QFN32   | Extended (-40°C to 105°C) |
| 16          | 2.7 - 5.5V   | AT90PWM216-16SU | SO24    | Extended (-40°C to 105°C) |

Note: All packages are Pb free, fully LHF

Note: This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


Note: Parts numbers are for shipping in sticks (SO) or in trays (QFN). These devices can also be supplied in Tape and Reel. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

KTTIC

## 8. Package Information


| Package Type |                                |
|--------------|--------------------------------|
| SO24         | 24-Lead, Small Outline Package |
| SO32         | 32-Lead, Small Outline Package |
| QFN32        | 32-Lead, Quad Flat No lead     |

8.1 SO24




|    | MM    |       | INCH |      |
|----|-------|-------|------|------|
| A  | 2.35  | 2.65  | .093 | .104 |
| A1 | 0.10  | 0.30  | .004 | .012 |
| B  | 0.35  | 0.49  | .014 | .019 |
| C  | 0.23  | 0.32  | .009 | .013 |
| D  | 15.20 | 15.60 | .599 | .614 |
| E  | 7.40  | 7.60  | .291 | .299 |
| e  | 1.27  | BSC   | .050 | BSC  |
| H  | 10.00 | 10.65 | .394 | .419 |
| h  | 0.25  | 0.75  | .010 | .029 |
| L  | 0.40  | 1.27  | .016 | .050 |
| N  | 24    |       | 24   |      |
| α  | 0°    |       | 8°   |      |

07/27/07


|  |   |             |      |
|--|---|-------------|------|
|  Atmel Nantes S.A.<br>La Chantrerie - BP 70602<br>44306 Nantes Cedex 3 - France | TITLE<br>TD, 24 - Lead, 0.300" Body Width<br>Plastic Gull Wing Small Outline Package (SOIC) | DRAWING No. | REV. |
|  |   | TD          | A    |

8.2 SO32




|    | MM    |       | INCH |      |
|----|-------|-------|------|------|
|    | Min   | Max   | Min  | Max  |
| A  | 2.29  | 2.54  | .090 | .100 |
| A1 | 0.10  | 0.25  | .004 | .010 |
| B  | 0.36  | 0.51  | .014 | .020 |
| C  | 0.15  | 0.32  | .006 | .013 |
| D  | 20.57 | 20.88 | .810 | .822 |
| E  | 7.42  | 7.60  | .292 | .299 |
| e  | 1.27  | BSC   | .050 | BSC  |
| H  | 10.29 | 10.64 | .405 | .419 |
| L  | 0.53  | 1.04  | .021 | .041 |
| N  | 32    |       | 32   |      |
| α  | 4°    |       | 4°   |      |

07/27/07


|  |   |             |      |
|--|---|-------------|------|
|  Atmel Nantes S.A.<br>La Chantrerie - BP 70602<br>44306 Nantes Cedex 3 - France | TITLE<br>T4, 32 - Lead, 0.300" Body Width<br>Plastic Gull Wing Small Outline Package (SOIC) | DRAWING No. | REV. |
|  |   | T4          | A    |



8.3 QFN32




TOP VIEW



SIDE VIEW

DRAWINGS NOT SCALED



BOTTOM VIEW

KTTIC

|       | MM       |      |      | INCH     |      |      |
|-------|----------|------|------|----------|------|------|
|       | MIN      | NOM  | MAX  | MIN      | NOM  | MAX  |
| A     | 0.80     | -    | 1.00 | .032     | -    | .040 |
| J     | 0.00     | 0.01 | 0.05 | .000     | .000 | .002 |
| A1    | 0.20 ref |      |      | .008 ref |      |      |
| D/E   | 7.00 BSC |      |      | .276 BSC |      |      |
| D1/E1 | 6.75 BSC |      |      | .266 BSC |      |      |
| D2/E2 | 2.25     | -    | 5.25 | .090     | -    | .207 |
| N     | 32       |      |      |          |      |      |
| P     | 0.24     | 0.42 | 0.60 | .009     | .016 | .024 |
| e     | 0.65 BSC |      |      | .026 BSC |      |      |
| L     | 0.35     | -    | 0.75 | .014     | -    | .030 |
| b     | 0.23     | -    | 0.35 | .009     | -    | .014 |

Compliant JEDEC Standard MO-220 variation VKKC

## NOTES: MLF PACKAGE FAMILY

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM(.012 INCHES MAXIMUM)
2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. – 1994.
- 3 DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED  
BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- 4 PACKAGE WARPAGE MAX 0.08mm.
- 5 THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE  
PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
- 6 EXACT SHAPE AND SIZE OF THIS FIXTURE IS OPTIONAL

# KTTIC

## 9. Errata

### 9.1 Errata AT90PWM216/316 revA

- DAC Driver linearity above 3.6V

1. DAC Driver linearity above 3.6V

With 5V Vcc, the DAC driver linearity is poor when DAC output level is above Vcc-1V. At 5V, DAC output for 1023 will be around 5V - 40mV.

**Work around:**

Use, when Vcc=5V, Vref below Vcc-1V

Or, when Vref=Vcc=5V, do not uses codes above 800.

KTTIC

## 10. Datasheet Revision History for AT90PWM216/316

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

### 10.1 Rev. 7710A

1. Document creation.

### 10.2 Rev. 7710B

1. Updated "Section "In-System Reprogrammable Flash Program Memory", page 18
2. Updated "[Figure 6-1 on page 18](#)
3. Updated "[Figure 7-1 on page 29](#)
4. Updated "[Figure 7-7 on page 34](#)
5. Updated "[Table 21-1 on page 241](#)
6. Updated "Section "ADC Noise Canceler", page 243
7. Updated "[Table 21-6 on page 252](#)
8. Added "[Table 21-7 on page 253](#)
9. Updated "Section "Amplifier", page 254
10. Updated "[Figure 21-15 on page 256](#)
11. Added "[Figure 21-16 on page 256](#)
12. Updated "[Figure 21-17 on page 257](#)
13. Updated "Section "Amplifier 0 Control and Status register – AMP0CSR", page 257
14. Updated "[Table 21-9 on page 258](#)
15. Updated "Section "Amplifier 1 Control and Status register – AMP1CSR", page 258
16. Updated "[Table 21-9 on page 258](#)
17. Updated "[Table 21-11 on page 259](#)
18. Updated "[Table 24-6 on page 279](#)
19. Updated "[Table 24-7 on page 279](#)
20. Updated "[Table 24-8 on page 280](#)
21. Updated "Section "DC Characteristics", page 302
22. Updated "[Table 26-5 on page 308](#)
23. Updated "Section "Example 1", page 317
24. Updated "Section "Example 2", page 317
25. Updated "Section "Example 3", page 317
26. Added "[Figure 27-22 on page 324](#)
27. Updated "Section "Instruction Set Summary", page 14
28. Added "Section "Errata", page 22

### 10.3 Rev. 7710C

1. Updated table page 2.
2. Updated [Section "Internal Calibrated RC Oscillator Operating Modes\(1\)\(2\)" on page 33.](#)
3. Updated [Section "Features" on page 260.](#)
4. Updated table in [Section "Electrical Characteristics\(1\)" on page 301.](#)
5. Added section [Section "Calibrated Internal RC Oscillator Accuracy" on page 304.](#)



6. Updated [Table 26-5](#) on page 308.
7. Updated [Figure 27-36](#) on page 331.
8. Updated [Figure 27-37](#) on page 332.
9. Updated [Figure 27-38](#) on page 332.

KTTIC