## KTTIC http://www.kttic.com

#### **Features**

- Fast Read Access Time 70 ns
- 5-volt Only Reprogramming
- Sector Program Operation
  - Single Cycle Reprogram (Erase and Program)
  - 1024 Sectors (128 Bytes/Sector)
  - Internal Address and Data Latches for 128 Bytes
- Two 8K Bytes Boot Blocks with Lockout
- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation
  - 50 mA Active Current
  - 300 µA CMOS Standby Current
- Typical Endurance > 10,000 Cycles
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges
- Green (Pb/Halide-free) Packaging Option



The AT29C010A is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW over the industrial temperature range. When the device is deselected, the CMOS standby current is less than 300  $\mu$ A. The device endurance is such that any sector can typically be written to in excess of 10,000 times.

To allow for simple in-system reprogrammability, the AT29C010A does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C010A is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.



1-megabit (128K x 8) 5-volt Only Flash Memory

AT29C010A






# KTTIC http://www.kttic.c


## 2. Pin Configurations

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect


#### 2.1 32-lead PLCC Top View



### 2.2 32-lead TSOP (Type 1) Top View



#### 3. Block Diagram



### 4. Device Operation

#### 4.1 Read

The AT29C010A is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

#### 4.2 Byte Load

Byte loads are used to enter the 128 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) and  $\overline{\text{OE}}$  high. The address is latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ .

#### 4.3 Program

The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. The data in any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu s$  of the low to high transition of  $\overline{WE}$  (or  $\overline{CE}$ ) of the preceding byte. If a high to low transition is not detected within 150  $\mu s$  of the last low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

#### 4.4 Software Data Protection

A software controlled data protection feature is available on the AT29C010A. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when



# KTTIC http://www.kttic.cgiiil

shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) and  $\overline{\text{OE}}$  high. The address is latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ . The 128 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

#### 4.5 Hardware Data Protection

Hardware features protect against inadvertent programs to the AT29C010A in the following ways: (a)  $V_{CC}$  sense – if  $V_{CC}$  is below 3.8V (typical), the program function is inhibited; (b)  $V_{CC}$  power on delay – once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 5 ms (typical) before programming; (c) Program inhibit – holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles; and (d) Noise filter—pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

#### 4.6 Product Identification

The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

### 4.7 DATA Polling

The AT29C010A features  $\overline{DATA}$  polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin.  $\overline{DATA}$  polling may begin at any time during the program cycle.

#### 4.8 Toggle Bit

In addition to DATA polling the AT29C010A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

#### 4.9 Optional Chip Erase Mode

The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

#### 4.10 Boot Block Programming Lockout

The AT29C010A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 8K memory sections are referred to as *boot blocks*. Secure code which will bring up a system can be contained in a boot block. The AT29C010A blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

#### 4.10.1 Boot Block Lockout Detection

A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002 will show if programming the lower address boot block is locked out while reading location 1FFF2 will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.



# http://www.kttic.cg

## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65° C to +150° C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC and AC Operating Range** 6.

		AT29C010A-70	AT29C010A-90
Operating Temperature (Case)	Industrial	-40° C - 85° C	-40° C - 85° C
V <sub>CC</sub> Power Supply		5V ± 5%	5V ±10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Ai	D <sub>OUT</sub>
Program <sup>(2)</sup>	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	Ai	D <sub>IN</sub>
5V Chip Erase	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	Ai	
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	X	High Z
Program Inhibit	Х	Х	V <sub>IH</sub>		
Program Inhibit	Х	V <sub>IL</sub>	Х		
Output Disable	Х	V <sub>IH</sub>	Х		High Z
Product Identification					
Harekware		V	V	A1 - A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Hardware	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A1 - A16 = $V_{IL}$ , A9 = $V_{H}$ , (3) A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				$A0 = V_{IL}$	Manufacturer Code <sup>(4)</sup>
Soliware				$A0 = V_{IH}$	Device Code <sup>(4)</sup>

- Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .
  - 2. Refer to AC Programming Waveforms.
  - 3.  $V_H = 12.0V \pm 0.5V$ .
  - 4. Manufacturer Code: 1F, Device Code: D5.
  - 5. See details under Software Product Identification Entry/Exit.


#### 8. DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units	
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$			10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$			10	μA
ı	V Chandley Cymraet CMOC	0° - 40°C			30	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V \text{ to } V_{CC}$	Industrial		300	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to V <sub>CC</sub>		3	mA	
I <sub>cc</sub>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA	f = 5 MHz; I <sub>OUT</sub> = 0 mA			mA
$V_{IL}$	Input Low Voltage				0.8	V
V <sub>IH</sub>	Input High Voltage					V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		V
$V_{OH2}$	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$		4.2		V

#### 9. AC Read Characteristics

		AT29C0	10A-70	AT29C0		
Symbol	Parameter	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		70		90	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		70		90	ns
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	35	0	40	ns
t <sub>DF</sub> <sup>(3)(4)</sup>	CE or OE to Output Float	0	25	0	25	ns
t <sub>OH</sub>	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns

## 10. AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{\text{ACC}}$  -  $t_{\text{CE}}$  after the address transition without impact on  $t_{\text{ACC}}$ .

- 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$  or by  $t_{\text{ACC}}$   $t_{\text{OE}}$  after an address change without impact on  $t_{\text{ACC}}$ .
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5 pF).
- 4. This parameter is characterized and is not 100% tested.




# KTTIC http://www.kttic.cgiiii

### 11. Input Test Waveforms and Measurement Level



#### 12. Output Test Load



## 13. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Typ Max Units		Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V


Note: 1. This parameter is canharacterized and is not 100% tested.

## 14. AC Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Set-up Time	0		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>CS</sub>	Chip Select Set-up Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width (WE or CE)	90		ns
t <sub>DS</sub>	Data Set-up Time	35		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time	0		ns
t <sub>WPH</sub>	Write Pulse Width High	100		ns

## 15. AC Byte Load Waveforms

### 15.1 WE Controlled



### 15.2 **CE** Controlled




# KTTIC http://www.kttic.cg

## 16. Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
t <sub>WC</sub>	Write Cycle Time		10	ms
t <sub>AS</sub>	Address Set-up Time	0		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>DS</sub>	Data Set-up Time	35		ns
t <sub>DH</sub>	Data Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width	90		ns
t <sub>BLC</sub>	Byte Load Cycle Time		150	μs
t <sub>WPH</sub>	Write Pulse Width High	100		ns


## 17. Program Cycle Waveforms<sup>(1)(2)(3)</sup>



Notes: 1. A7 through A16 must specify the sector address during each high to low transition of WE (or CE).

- 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

## 18. Software Data Protection Enable Algorithm<sup>(1)</sup>




1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 Notes: - A0 (Hex).

2. Data Protect state will be activated at end of program


3. Data Protect state will be deactivated at end of program period.

4. 128 bytes of data MUST BE loaded.

## 19. Software Data Protection Disable Algorithm<sup>(1)</sup>



## 20. Software Protected Program Cycle Waveform (1)(2)(3)



1. A7 through A16 must specify the sector address during each high to low transition of WE (or CE) after the software code has Notes: been entered.

- 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.



# KTTIC http://www.kttic.c


## 21. Data Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t<sub>OE</sub> spec in AC Read Characteristics.

### 22. Data Polling Waveforms




23. Toggle Bit Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	ŌĒ to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	150			ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t<sub>OE</sub> spec in AC Read Characteristics.


## 24. Toggle Bit Waveforms<sup>(1)(2)(3)</sup>




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.

# 25. Software Product Identification Entry<sup>(1)</sup>




## 26. Software Product Identification Exit<sup>(1)</sup>



Notes: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).


- 2. A1 A15 =  $V_{IL}$ . Manufacturer Code is read for A0 =  $V_{IL}$ ; Device Code is read for A0 =  $V_{IH}$ .
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code is 1F. The Device Code is D5.


# 27. Boot Block Lockout Feature Enable Algorithm<sup>(1)</sup>



- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14
  - 2. Lockout feature set on lower address boot block.
  - 3. Lockout feature set on higher address boot block.

# KTTIC http://www.kttic.c





## 28. Ordering Information

### **Green Package Option (Pb/Halide-free)**


t <sub>ACC</sub>	I <sub>CC</sub> (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	50	0.3	AT29C010A-70JU	32J	
			AT29C010A-70TU	32T	Industrial
90	50	0.3	AT29C010A-90JU	32J	(-40° to 85°C)
			AT29C010A-90TU	32T	



Package Type				
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)			
32T	32-lead, Thin Small Outline Package (TSOP)			

## 29. Packaging Information

#### 29.1 32J - PLCC




10/04/01

2325 Orchard Parkway San Jose, CA 95131 TITLE
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)

DRAWING NO. REV. 32J B

#### 29.2 32T - TSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation BD.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	(			
b	0.17	0.22	0.27	
С	0.10	_	0.21	
е	e 0.50 BASIC			

10/18/01

2325 San

2325 Orchard Parkway San Jose, CA 95131 **TITLE 32T**, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP)

DRAWING NO. 32T REV. B

