

## Features

- Single Supply Voltage, Range 2.7V to 3.6V
- Single Supply for Read and Write
- Software Protected Programming
- Fast Read Access Time – 200 ns
- Low Power Dissipation
  - 15 mA Active Current
  - 50  $\mu$ A CMOS Standby Current
- Sector Program Operation
  - Single Cycle Reprogram (Erase and Program)
  - 2048 Sectors (256 Bytes/Sector)
  - Internal Address and Data Latches for 256 Bytes
- Two 16K Bytes Boot Blocks with Lockout
- Fast Sector Program Cycle Time – 20 ms Max.
- Internal Program Control and Timer
- $\overline{\text{DATA}}$  Polling for End of Program Detection
- Minimum Endurance 10,000 Cycles
- CMOS and TTL Compatible Inputs and Outputs
- Green (Pb/Halide-free) Packaging Option

## 1. Description

The AT29BV040A is a 3-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its 4 megabits of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS EEPROM technology, the device offers access times to 200 ns, and a low 54 mW power dissipation. When the device is deselected, the CMOS standby current is less than 50  $\mu$ A. The device endurance is such that any sector can be written to in excess of 10,000 times. The programming algorithm is compatible with other devices in Atmel's 2.7-volt-only Flash memories.

To allow for simple in-system reprogrammability, the AT29BV040A does not require high input voltages for programming. The device can be operated with a single 2.7V to 3.6V supply. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29BV040A is performed on a sector basis; 256 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 256 bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{\text{DATA}}$  polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.



## 4-megabit (512K x 8) Single 2.7-volt Battery-Voltage Flash Memory

### AT29BV040A


0383J–FLASH–9/08




2. Pin Configurations

Pin Name	Function
A0 - A18	Addresses
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect


2.1 32-lead TSOP (Type 1) Top View



2.2 32-lead PLCC Top View



### 3. Block Diagram



### 4. Device Operation

#### 4.1 Read

The AT29BV040A is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

#### 4.2 Software Data Protection Programming

The AT29BV040 has 2048 individual sectors, each 256 bytes. Using the software data protection feature, byte loads are used to enter the 256 bytes of a sector to be programmed. The AT29BV040A can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 256-byte sector must be loaded into the device. The AT29BV040A automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

The 256 bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the

first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high-to-low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu$ s of the low-to-high transition of  $\overline{WE}$  (or  $\overline{CE}$ ) of the preceding byte. If a high-to-low transition is not detected within 150  $\mu$ s of the last low-to-high transition, the load period will end and the internal programming period will start. A8 to A18 specify the sector address. The sector address must be valid during each high-to-low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A7 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

### 4.3 Hardware Data Protection

Hardware features protect against inadvertent programs to the AT29BV040A in the following ways: (a)  $V_{CC}$  sense – if  $V_{CC}$  is below 1.8V (typical), the program function is inhibited; (b)  $V_{CC}$  power on delay – once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 10 ms (typical) before programming; (c) Program inhibit – holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles; and (d) Noise filter – pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

### 4.4 Input Levels

While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$ ) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to  $V_{CC} + 0.6V$ .

### 4.5 Product Identification

The product identification mode identifies the device and manufacturer as Atmel®. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

### 4.6 $\overline{DATA}$ Polling

The AT29BV040A features  $\overline{DATA}$  polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin.  $\overline{DATA}$  polling may begin at any time during the program cycle.

### 4.7 Toggle Bit

In addition to  $\overline{DATA}$  polling the AT29BV040A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

4.8 Optional Chip Erase Modes

The entire device may be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

4.9 Boot Block Programming Lockout

The AT29BV040A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 16K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 16K memory sections are referred to as *boot blocks*. Secure code which will bring up a system can be contained in a boot block. The AT29BV040A blocks are located in the first 16K bytes of memory and the last 16K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

4.9.1 Boot Block Lockout Detection

A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location 7FFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

5. Absolute Maximum Ratings\*

Temperature Under Bias.....	-55° C to +125° C
Storage Temperature .....	-65° C to +150° C
All Input Voltages (including NC Pins) with Respect to Ground .....	-0.6V to +6.25V
All Output Voltages with Respect to Ground .....	-0.6V to V <sub>CC</sub> + 0.6V
Voltage on A9 (including NC Pins) with Respect to Ground .....	-0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



## 6. DC and AC Operating Range

		AT29BV040A-20
Operating Temperature (Case)	Industrial	-40°C - 85°C
V <sub>CC</sub> Power Supply <sup>(1)</sup>		2.7V to 3.6V

Note: 1. After power is applied and V<sub>CC</sub> is at the minimum specified data sheet value, the system should wait 20 ms before an operational mode is started.

## 7. Operating Modes

Mode	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	Ai	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Ai	D <sub>OUT</sub>
Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Ai	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	X	X	High Z
Program Inhibit	X	X	V <sub>IH</sub>		
Program Inhibit	X	V <sub>IL</sub>	X		
Output Disable	X	V <sub>IH</sub>	X		High Z
Product Identification					
Hardware	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A1 - A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
				A1 - A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub> , A1 - A18 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
				A0 = V <sub>IH</sub> , A1 - A18 = V <sub>IL</sub>	Device Code <sup>(4)</sup>

- Notes:
1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
  2. Refer to AC Programming Waveforms.
  3. V<sub>H</sub> = 12.0V ± 0.5V.
  4. Manufacturer Code is 1F. The Device Code is C4.
  5. See details under Software Product Identification Entry/Exit.


## 8. DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		1	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>IO</sub> = 0V to V <sub>CC</sub>		1	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to V <sub>CC</sub>	Com.	40	μA
			Ind.	50	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE} = 2.0V$ to V <sub>CC</sub>		1	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA; V <sub>CC</sub> = 3.6V		15	mA
V <sub>IL</sub>	Input Low Voltage			0.6	V
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0V		0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 3.0V	2.4		V

9. AC Read Characteristics


Symbol	Parameter	AT29BV040A-20		Units
		Min	Max	
$t_{ACC}$	Address to Output Delay		200	ns
$t_{CE}^{(1)}$	$\overline{CE}$ to Output Delay		200	ns
$t_{OE}^{(2)}$	$\overline{OE}$ to Output Delay	0	80	ns
$t_{DF}^{(3)(4)}$	$\overline{CE}$ or $\overline{OE}$ to Output Float	0	50	ns
$t_{OH}$	Output Hold from $\overline{OE}$ , $\overline{CE}$ or Address, whichever occurred first	0		ns

10. AC Read Waveforms




- Notes:
- 1.  $\overline{CE}$  may be delayed up to  $t_{ACC} - t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - 2.  $\overline{OE}$  may be delayed up to  $t_{CE} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$  or by  $t_{ACC} - t_{OE}$  after an address change without impact on  $t_{ACC}$ .
  - 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5 pF).
  - 4. This parameter is characterized and is not 100% tested.

11. Input Test Waveforms and Measurement Level



12. Output Test Load



13. Pin Capacitance

f = 1 MHz, T = 25°C<sup>(1)</sup>

Symbol	Typ	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. These parameters are characterized and not 100% tested.

KTTIC




14. AC Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
$t_{AS}, t_{OES}$	Address, $\overline{OE}$ Set-up Time	10		ns
$t_{AH}$	Address Hold Time	100		ns
$t_{CS}$	Chip Select Set-up Time	0		ns
$t_{CH}$	Chip Select Hold Time	0		ns
$t_{WP}$	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )	200		ns
$t_{DS}$	Data Set-up Time	100		ns
$t_{DH}, t_{OEh}$	Data, $\overline{OE}$ Hold Time	10		ns
$t_{WPH}$	Write Pulse Width High	200		ns

15. AC Byte Load Waveforms<sup>(1)(2)</sup>

15.1  $\overline{WE}$  Controlled




15.2  $\overline{CE}$  Controlled



16. Program Cycle Characteristics


Symbol	Parameter	Min	Max	Units
$t_{WC}$	Write Cycle Time		20	ms
$t_{AS}$	Address Set-up Time	10		ns
$t_{AH}$	Address Hold Time	100		ns
$t_{DS}$	Data Set-up Time	100		ns
$t_{DH}$	Data Hold Time	10		ns
$t_{WP}$	Write Pulse Width	200		ns
$t_{BLC}$	Byte Load Cycle Time		150	$\mu$ s
$t_{WPH}$	Write Pulse Width High	200		ns

17. Software Protected Program Waveform



- Notes:
- $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  - A8 through A18 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ) after the software code has been entered.
  - All bytes that are not loaded within the sector being programmed will be indeterminate.

18. Programming Algorithm<sup>(1)</sup>




- Notes:
- Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).
  - Data Protect state will be re-activated at end of program cycle.
  - 256 bytes of data **MUST BE** loaded.

## 19. Data Polling Characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Min	Typ	Max	Units
$t_{DH}$	Data Hold Time	10			ns
$t_{OE\bar{H}}$	$\bar{OE}$ Hold Time	10			ns
$t_{OE}$	$\bar{OE}$ to Output Delay <sup>(2)</sup>				ns
$t_{WR}$	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.  
2. See  $t_{OE}$  spec in AC Read Characteristics.

## 20. Data Polling Waveforms




## 21. Toggle Bit Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Typ	Max	Units
$t_{DH}$	Data Hold Time	10			ns
$t_{OE\bar{H}}$	$\bar{OE}$ Hold Time	10			ns
$t_{OE}$	$\bar{OE}$ to Output Delay <sup>(2)</sup>				ns
$t_{OEHP}$	$\bar{OE}$ High Pulse	150			ns
$t_{WR}$	Write Recovery Time	0			ns


Notes: 1. These parameters are characterized and not 100% tested.  
2. See  $t_{OE}$  spec in AC Read Characteristics.

## 22. Toggle Bit Waveforms<sup>(1)(3)</sup>




Notes: 1. Toggling either  $\bar{OE}$  or  $\bar{CE}$  or both  $\bar{OE}$  and  $\bar{CE}$  will operate toggle bit.  
2. Beginning and ending state of I/O6 will vary.  
3. Any address location may be used but the address should not vary.

## 23. Software Product Identification Entry<sup>(1)</sup>




## 24. Software Product Identification Exit<sup>(1)</sup>



- Notes:
1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).
  2. A1 - A18 =  $V_{IL}$ .  
Manufacturer Code is read for A0 =  $V_{IL}$ ;  
Device Code is read for A0 =  $V_{IH}$ .
  3. The device does not remain in identification mode if powered down.
  4. The device returns to standard operation mode.
  5. Manufacturer Code is 1F. The Device Code is C4.

## 25. Boot Block Lockout Feature Enable Algorithm<sup>(1)</sup>



- Notes:
1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).
  2. Lockout feature set on lower address boot block.
  3. Lockout feature set on higher address boot block.

26. Ordering Information

26.1 Green Package Option (Pb/Halide-free)

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
200	15	0.05	AT29BV040A-20JU AT29BV040A-20TU	32J 32T	Industrial (-40° to 85° C)


KTTIC

Package Type	
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)
32T	32-lead, Thin Small Outline Package (TSOP)



27. Packaging Information

27.1 32J – PLCC



COMMON DIMENSIONS  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	3.175	–	3.556	
A1	1.524	–	2.413	
A2	0.381	–	–	
D	12.319	–	12.573	
D1	11.354	–	11.506	Note 2
D2	9.906	–	10.922	
E	14.859	–	15.113	
E1	13.894	–	14.046	Note 2
E2	12.471	–	13.487	
B	0.660	–	0.813	
B1	0.330	–	0.533	
e	1.270 TYP			

- Notes:
- 1. This package conforms to JEDEC reference MS-016, Variation AE.
  - 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010" (0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
  - 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01



2325 Orchard Parkway  
San Jose, CA 95131

TITLE  
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)

DRAWING NO. REV.  
32J B

27.2 32T – TSOP

