Features

- Single 2.7V 3.6V Supply
- Fast Read Access Time 200 ns
- Automatic Page Write Operation
 - Internal Address and Data Latches for 64 Bytes
 - Internal Control Timer
- Fast Write Cycle Times
 - Page Write Cycle Time: 10 ms Maximum
 - 1- to 64-byte Page Write Operation
- Low Power Dissipation
 - 15 mA Active Current
 - 20 µA CMOS Standby Current
- Hardware and Software Data Protection
- Data Polling for End of Write Detection
- High Reliability CMOS Technology
 - Endurance: 10,000 Cycles
 - Data Retention: 10 Years
- JEDEC Approved Byte-wide Pinout
- Industrial Temperature Ranges
- Green (Pb/Halide-free) Packaging Option Only

1. Description

The AT28BV256 is a high-performance electrically erasable and programmable readonly memory. Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW. When the device is deselected, the CMOS standby current is less than 200 μ A.

The AT28BV256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by Data polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's AT28BV256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.



256K (32K x 8) Battery-Voltage Parallel EEPROMs

AT28BV256

0273K-PEEPR-2/09




http://www.kttic.com

2. Pin Configurations

2.1

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect


2.2 28-lead SOIC – Top View



32-lead PLCC – Top View 2.3 28-lead TSOP – Top View A12 A14 DC VCC A13 A13 Ą OE [28 ___ A10 1 A11 🗆 2 27 29 28 29 29 1 2 3 4 A9 🗔 3 26 ___ I/07 0 A6 🗆 5 🗆 A8 A8 🗆 25 ___ I/O6 4 🗆 A9 A5 🗆 6 28 A13 🗆 5 ____ I/O5 24 A4 🗆 7 27 🗆 A11 WE 6 23 ___ I/O4 vcc 🗖 7 22 ☐ I/O3 A3 🗆 8 NC 26 A14 🗖 21 🗆 GND 8 A2 🗌 9 25 A12 9 20 □ I/O2 A1 🗌 10 24 🗆 A10 A7 🗆 10 19 ___ I/O1 A0 🗌 11 23 🗆 CE ___ I/O0 A6 🗆 11 18 17 A5 🗆 ___ A0 12 NC 🗆 12 22 1/07 13 * 21 02 A4 🗔 13 16 ___ A1 I/O0 🗆 □ I/O6 19 15 16 17 18 A3 🗆 14 15 ____ A2 1/01 1/02 GND DC I/03 [1/05



3. Block Diagram



4. Absolute Maximum Ratings*

Temperature under Bias55°C to +125°C	*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent dam-
Storage Temperature65°C to +150°C	age to the device. This is a stress rating only and functional operation of the device at these or any
All Input Voltages (including NC Pins)	other conditions beyond those indicated in the
with Respect to Ground0.6V to +6.25V	operational sections of this specification is not implied. Exposure to absolute maximum rating
All Output Voltages	conditions for extended periods may affect
with Respect to Ground0.6V to V_{CC} + 0.6V	device reliability
Voltage on \overline{OE} and A9 with Respect to Ground0.6V to +13.5V	TIC



5. Device Operation

5.1 Read

The AT28BV256 is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

5.2 Byte Write

A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

5.3 Page Write

The page write operation of the AT28BV256 allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 150 μ s (t_{BLC}) of the previous byte. If the t_{BLC} limit is exceeded the AT28BV256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 - A14 inputs. For each WE high to low transition during the page write operation, A6 - A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

5.4 Data Polling

The AT28BV256 features Data Polling to indicate the end of a write cycle. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. Data Polling may begin at anytime during the write cycle.

5.5 Toggle Bit

In addition to Data Polling, the AT28BV256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

5.6 Data Protection

If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel[®] has incorporated both hardware and software features that will protect the memory against inadvertent writes.

4 **AT28BV256**

5.6.1 Hardware Protection

Hardware features protect against inadvertent writes to the AT28BV256 in the following ways: (a) V_{CC} power-on delay – once V_{CC} has reached 1.8V (typical) the device will automatically time out 10 ms (typical) before allowing a write; (b) write inhibit – holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits write cycles; and (c) noise filter – pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

5.6.2 Software Data Protection

A software-controlled data protection feature has been implemented on the AT28BV256. Software data protection (SDP) helps prevent inadvertent writes from corrupting the data in the device. SDP can prevent inadvertent writes during power-up and power-down as well as any other potential periods of system instability.

The AT28BV256 can only be written using the software data protection feature. A series of three write commands to specific addresses with specific data must be presented to the device before writing in the byte or page mode. The same three write commands must begin each write operation. All software write commands must obey the page mode write timing specifications. The data in the 3-byte command sequence is not written to the device; the address in the command sequence can be utilized just like any other location in the device.

Any attempt to write to the device without the 3-byte sequence will start the internal write timers. No data will be written to the device; however, for the duration of t_{WC} , read operations will effectively be polling operations.

5.7 Device Identification

An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.





6. DC and AC Operating Range

	AT28BV256-20
Operating Temperature (Case)	-40°C - 85°C
V _{CC} Power Supply	2.7V - 3.6V

7. Operating Modes

Mode	CE	ŌĒ	WE	I/O
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}
Write ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	High Z
Write Inhibit	Х	Х	V _{IH}	
Write Inhibit	Х	V _{IL}	Х	
Output Disable	Х	V _{IH}	Х	High Z
Chip Erase	V _{IL}	V _H ⁽³⁾	V _{IL}	High Z

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC programming waveforms.

3. $V_{H} = 12.0V \pm 0.5V.$


8. DC Characteristics

Symbol	Parameter	Condition	Min	Мах	Units
I _{LI}	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$		10	μA
I _{LO}	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}		10	μA
I _{SB}	V _{CC} Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3\text{V} \text{ to } \text{V}_{\text{CC}} + 1\text{V}$		50	μA
I _{CC}	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA		15	mA
V _{IL}	Input Low Voltage			0.6	V
V _{IH}	Input High Voltage		2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 1.6 mA		0.3	V
V _{OH}	Output High Voltage	I _{OH} = -100 μA	2.0		V

9. AC Read Characteristics

		AT28B	AT28BV256-20	
Symbol	Parameter	Min	Max	Units
t _{ACC}	Address to Output Delay		200	ns
t _{CE} ⁽¹⁾	CE to Output Delay		200	ns
t _{OE} ⁽²⁾	OE to Output Delay	0	80	ns
t _{DF} ⁽³⁾⁽⁴⁾	\overline{CE} or \overline{OE} to Output Float	0	55	ns
t _{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		ns

10. AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC} .
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).
 - 4. This parameter is characterized and is not 100% tested.






11. Input Test Waveforms and Measurement Level



12. Output Test Load



13. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Мах	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.




14. AC Write Characteristics


Parameter	Min		Units	
Address, OE Set-up Time	0		ns	
Address Hold Time	50		ns	
Chip Select Set-up Time	0		ns	
Chip Select Hold Time	0		ns	
Write Pulse Width (\overline{WE} or \overline{CE})	200		ns	
Data Set-up Time	50		ns	
Data, OE Hold Time	0		ns	
Time to Data Valid	NR ⁽¹⁾			
	Address, OE Set-up Time Address Hold Time Chip Select Set-up Time Chip Select Hold Time Write Pulse Width (WE or CE) Data Set-up Time Data, OE Hold Time	Address, OE Set-up Time0Address, OE Set-up Time50Chip Select Set-up Time0Chip Select Hold Time0Write Pulse Width (WE or CE)200Data Set-up Time50Data, OE Hold Time0	Address, OE Set-up Time0Address, OE Set-up Time50Chip Select Set-up Time0Chip Select Hold Time0Write Pulse Width (WE or CE)200Data Set-up Time50Data, OE Hold Time0	

15. AC Write Waveforms

15.1 WE Controlled



15.2 CE Controlled








16. Page Mode Characteristics


Symbol	Parameter	Min	Max	Units
t _{wc}	Write Cycle Time		10	ms
t _{AS}	Address Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH}	Data Hold Time	0		ns
t _{WP}	Write Pulse Width	200		ns
t _{BLC}	Byte Load Cycle Time		150	μs
t _{WPH}	Write Pulse Width High	100		ns

17. Programming Algorithm⁽¹⁾⁽²⁾⁽³⁾



- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 A0 (Hex).
 - 2. Data protect state will be re-activated at the end of program cycle.
 - 3. 1 to 64 bytes of data are loaded.

18. Software Protected Program Cycle Waveforms⁽¹⁾⁽²⁾⁽³⁾



- Notes: 1. A0 A14 must conform to the addressing sequence for the first three bytes as shown above.
 - 2. A6 through A14 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.
 - 3. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

10 AT28BV256

http://www.ketio.eeeam


19. Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	0			ns
t _{OEH}	OE Hold Time	0			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{wR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics" on page 7.

20. Data Polling Waveforms




21. Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics" on page 7.

22. Toggle Bit Waveforms




Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.





23. Normalized I_{CC} Graphs



12 AT28BV256

http://www.ketiererer

24. Ordering Information

24.1 Green Package Option (Pb/Halide-free)

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
			AT28BV256-20JU	32J	
200	15	0.02	AT28BV256-20SU	28S	Industrial (-40° to 85°C)
			AT28BV256-20TU	28T	

KTTIC

Package Type	
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)
28S	28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)
28T	28-lead, Plastic Thin Small Outline Package (TSOP)

24.2 Die Products


Contact Atmel Sales for die sales options.






25. Packaging Information

25.1 32J - PLCC



14 **AT28BV256**

25.2 28S - SOIC





25.3 28T – TSOP

