

Features

- Fast Read Access Time – 45 ns
- Low Power CMOS Operation
 - 100 μ A Max Standby
 - 30 mA Max Active at 5 MHz
- JEDEC Standard Packages
 - 44-Lead PLCC
 - 40-Lead VSOP
- 5V \pm 10% Power Supply
- High Reliability CMOS Technology
 - 2000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid Programming Algorithm μ 50 μ s/Word (Typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Industrial Temperature Range

1. Description

The AT27C516 is a low-power, high-performance 524,288-bit one-time programmable read-only memory (OTP EPROM) organized 32K by 16 bits. It requires only one 5V power supply in normal read mode operation. Any word can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states. The by-16 organization make this part ideal for high-performance 16- and 32-bit microprocessor systems.

In read mode, the AT27C516 typically consumes 15 mA. Standby mode supply current is typically less than 10 μ A.

The AT27C516 is available in industry-standard JEDEC-approved one-time programmable (OTP) plastic PLCC and VSOP packages. The device features two-line control (\overline{CE} , \overline{OE}) to eliminate bus contention in high-speed systems.

With 32K word storage capability, the AT27C516 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C516 have additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 μ s/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.



**512K (32K x 16)
OTP EPROM**

AT27C516




2. Pin Configurations


Pin Name	Function
A0 - A14	Addresses
O0 - O15	Outputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
\overline{PGM}	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.

2.1 40-lead VSOP (Type 1) Top View



2.2 44-lead PLCC Top View




Note: PLCC Package Pins 1 and 23 are Don't Connect.

3. System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 μF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

4. Block Diagram



5. Absolute Maximum Ratings*

Temperature Under Bias.....	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	-2.0V to +14.0V ⁽¹⁾
V_{PP} Supply Voltage with Respect to Ground	-2.0V to +14.0V ⁽¹⁾

*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is $V_{CC} + 0.75\text{V}$ DC which may overshoot to +7.0 volts for pulses of less than 20 ns.

6. Operating Modes

Mode/Pin	\overline{CE}	\overline{OE}	\overline{PGM}	Ai	V_{PP}	Outputs
Read	V_{IL}	V_{IL}	X ⁽¹⁾	Ai	X	D_{OUT}
Output Disable	X	V_{IH}	X	X	X	High Z
Standby	V_{IH}	X	X	X	X ⁽⁵⁾	High Z
Rapid Program ⁽²⁾	V_{IL}	V_{IH}	V_{IL}	Ai	V_{PP}	D_{IN}
PGM Verify	V_{IL}	V_{IL}	V_{IH}	Ai	V_{PP}	D_{OUT}
PGM Inhibit	V_{IH}	X	X	X	V_{PP}	High Z
Product Identification ⁽⁴⁾	V_{IL}	V_{IL}	X	A9 = V_H ⁽³⁾ A0 = V_{IH} or V_{IL} A1 - A14 = V_{IL}	V_{CC}	Identification Code

- Notes:
- X can be V_{IL} or V_{IH} .
 - Refer to Programming Characteristics.
 - $V_H = 12.0 \pm 0.5V$.
 - Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.
 - Standby V_{CC} current (I_{SB}) is specified with $V_{PP} = V_{CC}$. $V_{CC} > V_{PP}$ will cause a slight increase in I_{SB} .

7. DC and AC Operating Conditions for Read Operation


	AT27C516	
	-45	-70
Industrial Operating Temperature (Case)	-40°C - 85°C	-40°C - 85°C
V_{CC} Power Supply	5V \pm 10%	5V \pm 10%

8. DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
I_{LI}	Input Load Current	$V_{IN} = 0V$ to V_{CC}		± 1	μA
I_{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		± 5	μA
I_{PP1} ⁽²⁾	V_{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
I_{SB}	V_{CC} ⁽¹⁾ Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
		I_{SB2} (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		1	mA
I_{CC}	V_{CC} Active Current	f = 5 MHz, $I_{OUT} = 0$ mA, $\overline{CE} = V_{IL}$		30	mA
V_{IL}	Input Low Voltage		-0.6	0.8	V
V_{IH}	Input High Voltage		2.0	$V_{CC} + 0.5$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1$ mA		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -400$ μA	2.4		V

- Notes:
- V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP}
 - V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP}

9. AC Waveforms for Read Operation⁽¹⁾




10. AC Characteristics for Read Operation


Symbol	Parameter	Condition	AT27C516				Units
			-45		-70		
			Min	Max	Min	Max	
$t_{ACC}^{(3)}$	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		45		70	ns
$t_{CE}^{(2)}$	\overline{CE} to Output Delay	$\overline{OE} = V_{IL}$		45		70	ns
$t_{OE}^{(2)(3)}$	\overline{OE} to Output Delay	$\overline{CE} = V_{IL}$		20		25	ns
$t_{DF}^{(4)(5)}$	\overline{OE} or \overline{CE} High to Output Float, whichever occurred first			20		25	ns
t_{OH}	Output Hold from Address, \overline{CE} or \overline{OE} , Whichever Occurred First		7		7		ns

- Notes:
1. Timing measurement reference level is 1.5V for -45 devices. Input AC drive levels are $V_{IL} = 0.0V$ and $V_{IH} = 3.0V$. Timing measurement reference levels for all other speed grades are $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$. Input AC drive levels are $V_{IL} = 0.45V$ and $V_{IH} = 2.4V$.
 2. \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} .
 3. \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the address is valid without impact on t_{ACC} .
 4. This parameter is only sampled and is not 100% tested.
 5. Output float is defined as the point when data is no longer driven.

11. Input Test Waveforms and Measurement Levels



12. Output Test Load



Note: $C_L = 100 \text{ pF}$ including jig capacitance, except -45 and -70 devices, where $C_L = 30 \text{ pF}$.




13. Pin Capacitance

$f = 1 \text{ MHz}, T = 25^\circ\text{C}^{(1)}$

Symbol	Typ	Max	Units	Conditions
C_{IN}	4	10	pF	$V_{IN} = 0V$
C_{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

14. Programming Waveforms⁽¹⁾



- Notes:
1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .
 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 3. When programming the AT27C516 at 0.1 μ F capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

15. DC Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.5 \pm 0.25\text{V}$, $V_{PP} = 13.0 \pm 0.25\text{V}$

Symbol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I_{LI}	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		± 10	μA
V_{IL}	Input Low Level		-0.6	0.8	V
V_{IH}	Input High Level		2.0	$V_{CC} + 0.1$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -400 \mu\text{A}$	2.4		V
I_{CC2}	V_{CC} Supply Current (Program and Verify)			50	mA
I_{PP2}	V_{PP} Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		30	mA
V_{ID}	A9 Product Identification Voltage		11.5	12.5	V

16. AC Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.5 \pm 0.25\text{V}$, $V_{PP} = 13.0 \pm 0.25\text{V}$

Symbol	Parameter	Test Conditions ⁽¹⁾	Limit		Units
			Min	Max	
t_{AS}	Address Setup Time	Input Rise and Fall Times: (10% to 90%) 20 ns Input Pulse Levels: 0.45V to 2.4V Input Timing Reference Level: 0.8V to 2.0V Output Timing Reference Level: 0.8V to 2.0V	2		μs
t_{CES}	\overline{CE} Setup Time		2		μs
t_{OES}	\overline{OE} Setup Time		2		μs
t_{DS}	Data Setup Time		2		μs
t_{AH}	Address Hold Time		0		μs
t_{DH}	Data Hold Time		2		μs
t_{DFP}	\overline{OE} High to Output Float Delay ⁽²⁾		0	130	ns
t_{VPS}	V_{PP} Setup Time		2		μs
t_{VCS}	V_{CC} Setup Time		2		μs
t_{PW}	\overline{PGM} Program Pulse Width ⁽³⁾		47.5	52.5	μs
t_{OE}	Data Valid from \overline{OE}		150	ns	
t_{PRT}	V_{PP} Pulse Rise Time During Programming	50		ns	


- Notes:
- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}
 - This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.
 - Program Pulse width tolerance is 50 $\mu\text{sec} \pm 5\%$.

17. Atmel's AT27C516 Integrated Product Identification Code

Codes	Pins										Hex Data
	A0	O15-O8	O7	O6	O5	O4	O3	O2	O1	O0	
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	1	0	00F2

18. Rapid Programming Algorithm


A 50 μs $\overline{\text{PGM}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 50 μs $\overline{\text{PGM}}$ pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 μs pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



19. Ordering Information

19.1 Standard Package

t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
45	30	0.1	AT27C516-45JI AT27C516-45VI	44J 40V ⁽²⁾	Industrial (-40° C to 85° C)
70			AT27C516-70JI AT27C516-70VI	44J 40V ⁽²⁾	

- Notes:
1.  Not recommended for new designs. Use Green package option.
 2. The 40-lead VSOP package is not recommended for new designs.

19.2 Green Package Option (Pb/Halide-free)


t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
45	30	0.1	AT27C516-45JU	44J	Industrial (-40° C to 85° C)
70			AT27C516-70JU		

KTTIC

Package Type	
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)
40V	40-lead, Plastic Thin Small Outline Package (VSOP)

20. Package Information

20.1 44J – PLCC



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	4.191	-	4.572	
A1	2.286	-	3.048	
A2	0.508	-	-	
D	17.399	-	17.653	
D1	16.510	-	16.662	Note 2
E	17.399	-	17.653	
E1	16.510	-	16.662	Note 2
D2/E2	14.986	-	16.002	
B	0.660	-	0.813	
B1	0.330	-	0.533	
e	1.270 TYP			

- Notes:
1. This package conforms to JEDEC reference MS-018, Variation AC.
 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010" (0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01



2325 Orchard Parkway
San Jose, CA 95131

TITLE

44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)

DRAWING NO.

44J


REV.

B





20.2 40V – VSOP




KTTIC

COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	1.20	
A1	0.05	–	0.15	
A2	0.95	1.00	1.05	
D	13.80	14.00	14.20	
D1	12.30	12.40	12.50	Note 2
E	9.90	10.00	10.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
c	0.10	–	0.21	
e	0.50 BASIC			

- Notes:
1. This package conforms to JEDEC reference MO-142, Variation CA.
 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
 3. Lead coplanarity is 0.10 mm maximum.

10/18/01

 2325 Orchard Parkway San Jose, CA 95131	TITLE	DRAWING NO.	REV.
	40V, 40-lead (10 x 14 mm Package) Plastic Thin Small Outline Package, Type I (VSOP)	40V	B