# KTTIC http://www.kttic.com

#### **Features**

- Fast Read Access Time 55 ns
- Low Power CMOS Operation
  - 100 µA Maximum Standby
  - 35 mA Maximum Active at 5 MHz
- JEDEC Standard Packages
  - 40-lead PDIP
  - 44-lead PLCC
  - 40-lead VSOP
- Direct Upgrade from 512-Kbit and 1-Mbit (AT27C516 and AT27C1024) EPROMs
- 5V ±10% Power Supply
- High Reliability CMOS Technology
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid Programming Algorithm 50 μs/Word (Typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Industrial Temperature Range

#### 1. Description

The AT27C2048 is a low-power, high-performance 2,097,152-bit one-time program-mable read-only memory (OTP EPROM) organized 128K by 16 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 55 ns, eliminating the need for speed-reducing WAIT states. The by-16 organization makes this part ideal for high-performance 16 and 32 bit microprocessor systems.

In read mode, the AT27C2048 typically consumes 15 mA. Standby mode supply current is typically less than 10  $\mu$ A.

The AT27C2048 is available in industry-standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and VSOP packages. The device features two-line control  $(\overline{CE}, \overline{OE})$  to eliminate bus contention in high-speed systems.

With high density 128K word storage capability, the AT27C2048 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C2048 has additional features that ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50  $\mu s/word$ . The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages.



# 2-Megabit (128K x 16) OTP EPROM

AT27C2048

0632F-EPROM-12/07




#### 2. Pin Configurations

Pin Name	Function	
A0 - A16	Addresses	
O0 - O15	Outputs	
CE	Chip Enable	
ŌĒ	Output Enable	
PGM	Program Strobe	
NC	No Connect	
DC	Don't Connect	

Note: Both GND pins must be connected.


#### 2.2 40-lead VSOP (Type 1) Top View



#### 2.1 40-lead PDIP Top View

#### VPP ☐ 1 40 H VCC CE 2 39 🗆 PGM O15 🗆 3 38 🗆 A16 014 🗆 4 37 🗆 A15 O13 🗆 5 36 🗆 A14 012 🗆 6 35 🗆 A13 34 🗆 A12 011 🗆 7 010 □ 8 33 🗆 A11 09 🗆 9 32 🗆 A10 O8 🗆 10 31 🗆 A9 GND 🗖 11 30 🗆 GND 07 🗆 12 29 🗆 A8 06 🗆 13 28 🗆 A7 05 🗆 14 27 🗆 A6 O4 🗆 15 26 🗆 A5 03 🗖 16 25 🗆 A4 02 🗆 17 24 🗆 A3 01 🗆 18 23 🗆 A2 00 🗆 19 22 🗆 A1 ŌE ☐ 20 21 🗆 A0

#### 2.3 44-lead PLCC Top View




Note: Note: PLCC package pins 1 and 23 are Don't Connect.

#### 3. System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the  $V_{CC}$  and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the  $V_{CC}$  and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### 4. Block Diagram



### 5. Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65° C to +150° C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Maximum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns.

# KTTIC http://www.kttic.caiii

#### 6. Operating Modes

Mode/Pin	CE	ŌĒ	PGM	Ai	$V_{PP}$	Outputs
Read	$V_{IL}$	V <sub>IL</sub>	X <sup>(1)</sup>	Ai	X <sup>(1)</sup>	D <sub>OUT</sub>
Output Disable	Х	V <sub>IH</sub>	X	X	Х	High Z
Standby	V <sub>IH</sub>	Х	Х	X	X <sup>(5)</sup>	High Z
Rapid Program <sup>(2)</sup>	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	Ai	$V_{PP}$	D <sub>IN</sub>
PGM Verify	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	Ai	$V_{PP}$	D <sub>OUT</sub>
PGM Inhibit	$V_{IH}$	X	X	X	$V_{PP}$	High Z
Product Identification <sup>(4)</sup>	$V_{IL}$	V <sub>IL</sub>	x	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A16 = V_{IL}$	V <sub>CC</sub>	Identification Code

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

- 2. Refer to the Programming characteristics.
- 3.  $V_H = 12.0 \pm 0.5 V$ .
- 4. Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9, which is set to V<sub>H</sub>, and A0, which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.
- 5. Standby  $V_{CC}$  current ( $I_{SB}$ ) is specified with  $V_{PP} = V_{CC}$ .  $V_{CC} > V_{PP}$  will cause a slight increase in  $I_{SB}$ .

#### 7. DC and AC Operating Conditions for Read Operation

	AT270	C2048
	-55	-90
Industrial Operating Temperature (Case)	-4 <mark>0° C - 85</mark> ° C	-40° C - 85° C
V <sub>CC</sub> Power Supply	5V ± 10%	5V ± 10%

#### 8. DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$		±1	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$\frac{I_{SB1} \text{ (CMOS)}}{\overline{CE}} = V_{CC} \pm 0.3V$		100	μΑ
		$I_{SB2}$ (TTL) $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		1	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		35	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ 


2.  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ 

#### 9. AC Characteristics for Read Operation

			AT27C2048				
			ï	55	-90		
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		55		90	ns
t <sub>CE</sub> <sup>(2)</sup>	CE to Output Delay	OE = V <sub>IL</sub>		55		90	ns
t <sub>OE</sub> <sup>(2)(3)</sup>	OE to Output Delay	CE = V <sub>IL</sub>		20		35	ns
t <sub>DF</sub> <sup>(4)(5)</sup>	OE or CE High to Output Float, WI		20		20	ns	
t <sub>OH</sub> <sup>(4)</sup>	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ , Whichever Occurred First				0		ns

Note: 2, 3, 4, 5. See the AC Waveforms for Read Operation diagram.

## 10. AC Waveforms for Read Operation<sup>(1)</sup>



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2.  $\overline{OE}$  may be delayed up to  $t_{CE}$   $t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ .
- 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$ .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.



#### 11. Input Test Waveforms and Measurement Levels

For -55 devices only:




 $t_{R}$ ,  $t_{F}$  < 5 ns (10% to 90%)

For -90 devices:



 $t_{\rm R},\,t_{\rm F}$  < 20 ns (10% to 90%)

#### 12. Output Test Load




Note: CL = 100 pF including jig capacitance, except for the -55 devices, where CL = 30 pF.

### 13. Pin Capacitance

Symbol	Тур	Тур Мах		Conditions
C <sub>IN</sub>	4	10	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## 14. Programming Waveforms<sup>(1)</sup>



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{\rm IL}$  and 2.0V for  $V_{\rm IH}$ .
  - 2.  $t_{\text{OE}}$  and  $t_{\text{DFP}}$  are characteristics of the device but must be accommodated by the programmer.
  - 3. When programming the AT27C2048, a 0.1  $\mu$ F capacitor is required across  $V_{pp}$  and ground to suppress spurious voltage transients.

### 15. DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $V_{PP} = 13.0 \pm 0.25V$ 

			Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ
$V_{IL}$	Input Low Level		-0.6	0.8	V
$V_{IH}$	Input High Level		2.0	V <sub>CC</sub> + 0.5	V
$V_{OL}$	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
$V_{OH}$	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub>		30	mA
$V_{ID}$	A9 Product Identification Voltage		11.5	12.5	V



#### 16. AC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $V_{PP} = 13.0 \pm 0.25V$ 

			Lin	nits	
Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Max	Units
t <sub>AS</sub>	Address Setup Time		2		μs
t <sub>OES</sub>	OE Setup Time		2		μs
t <sub>DS</sub>	Data Setup Time	Input Rise and Fall Times (10% to 90%) 20 ns	2		μs
t <sub>AH</sub>	Address Hold Time	(10% to 50%) 20 110	0		μs
t <sub>DH</sub>	Data Hold Time	Input Pulse Levels	2		μs
t <sub>DFP</sub>	OE High to Output Float Delay <sup>(2)</sup>	0.45V to 2.4V	0	130	ns
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	Input Timing Reference Level	2		μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	0.8V to 2.0V	2		μs
t <sub>PW</sub>	PGM Program Pulse Width <sup>(3)</sup>	Output Timing Reference Level	47.5	52.5	μs
t <sub>OE</sub>	Data Valid from OE	Output Timing Reference Level 0.8V to 2.0V		150	ns
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise Time During Programming		50		ns

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ 

#### 17. Atmel's 27C2048 Intergrated Product Identification Code


	Pins										
Codes	Α0	O15-O8	07	O6	<b>O</b> 5	04	О3	02	01	00	Hex Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	1	1	1	00F7

<sup>2.</sup> This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.

<sup>3.</sup> Program Pulse width tolerance is 50  $\mu$ sec  $\pm$  5%.

### 18. Rapid Programming Algorithm

A 50  $\mu s$   $\overline{CE}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one 50  $\mu s$   $\overline{CE}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50  $\mu s$  pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



# KTTIC http://www.kttic.c

### 19. Ordering Information

#### 19.1 Standard Package

t <sub>ACC</sub>	I <sub>CC</sub> (mA)  Active Standby				
(ns)			Ordering Code	Package	Operation Range
55	35	0.1	AT27C2048-55JI AT27C2048-55PI AT27C2048-55VI	44J 40P6 40V <sup>(1)</sup>	Industrial (-40° C to 85° C)
90	35	0.1	AT27C2048-90JI AT27C2048-90PI AT27C2048-90VI	44J 40P6 40V <sup>(1)</sup>	Industrial (-40° C to 85° C)

Note:

Not recommended for new designs. Use Green package option.

#### 19.2 Green Package (Pb/Halide-free)


t <sub>ACC</sub>	I <sub>CC</sub> (mA)		I <sub>CC</sub> (mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
55	35	0.1	AT27C2048-55JU AT27C2048-55PU	44J 40P6	Industrial (-40° C to 85° C)	
90	35	0.1	AT27C2048-90JU AT27C2048-90PU	44J 40P6	Industrial (-40° C to 85° C)	

Note: 1. The 40-lead VSOP package is not recommended for new designs.

Package Type				
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)			
40P6	40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
40V	40-lead, Plastic Thin Small Outline Package (VSOP)			

#### 20. Packaging Information

#### 20.1 44J - PLCC



Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AC.
- Dimensions D1 and E1 do not include mold protrusion.
   Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	-	3.048	
A2	0.508	_	_	
D	17.399	_	17.653	
D1	16.510	_	16.662	Note 2
Е	17.399	_	17.653	
E1	16.510	_	16.662	Note 2
D2/E2	14.986	_	16.002	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е				

10/04/01


2325 Orchard Parkway San Jose, CA 95131 TITLE
44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)


DRAWING NO. REV.
44J B




# KTTIC http://www.kttic.cgiiii

#### 20.2 40P6 - PDIP







**COMMON DIMENSIONS** (Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE Α 4.826 Α1 0.381 D 52.070 52.578 Note 2 15.240 Ε 15.875 E1 13.462 13.970 Note 2 В 0.356 0.559 B1 1.041 1.651 \_ 3.048 3.556 С 0.203 0.381 15.494 17.526 2.540 TYP е

Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC.

 Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").


09/28/01

2325 Orchard Parkway San Jose, CA 95131 TITLE
40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual
Inline Package (PDIP)

TITLE
40P6 B

REV.
40P6

#### 20.3 **40V - VSOP**



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation CA.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	13.80	14.00	14.20	
D1	12.30	12.40	12.50	Note 2
Е	9.90	10.00	10.10	Note 2
L	0.50	0.60	0.70	
L1	(			
b	0.17	0.22	0.27	
С	0.10	_	0.21	
е	(			

10/18/01

2325 Orchard Parkway San Jose, CA 95131

TITLE

40V, 40-lead (10 x 14 mm Package) Plastic Thin Small Outline Package, Type I (VSOP)

REV. DRAWING NO. 40V

В

