### Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
- Datasheet Describes 0 Operation
- 33 MHz Clock Rate
- Byte Mode and 128-byte Page Mode for Program Operations

- Sector Architecture:
  - Two Sectors with 32K Bytes Each
  - 256 Pages per Sector
- Product Identification Mode
- Low-voltage Operation
- $-2.7 (V_{CC} = 2.7 \text{ to } 3.6\text{V})$
- Sector Write P<u>rotection</u>
- Write Protect (WP) Pin and Write Disable Instructions for both Hardware and Software Data Protection
- Self-timed Program Cycle (75 µs/byte typical)
- Self-timed Sector Erase Cycle (1 second/sector typical)
- Single Cycle Reprogramming (Erase and Program) for Status Register
- High Reliability
  - Endurance: 10,000 Write Cycles Typical
  - Data Retention: 20 Years
- 8-lead JEDEC SOIC and 8-lead SAP Packages

### Description


The AT25F512A provides 524,288 bits of serial reprogrammable Flash memory organized as 65,536 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT25F512A is available in a space-saving 8-lead JEDEC SOIC and 8-lead SAP packages.

The AT25F512A is enabled through the Chip Select pin ( $\overline{CS}$ ) and accessed via a three-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All write cycles are completely self-timed.

Block write protection for the entire memory array is enabled by programming the status register. Separate write enable and write disable instructions are provided for additional data protection. Hardware data protection is provided via the Write Protect (WP) pin to protect against inadvertent write attempts to the status register. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.

#### Table 1. Pin Configuration

9				
Pin Name	Function			
CS	Chip Select			
SCK	Serial Data Clock			
SI	Serial Data Input			
SO	Serial Data Output			
GND	Ground			
VCC	Power Supply			
WP	Write Protect			
HOLD	Suspends Serial Input			





512Kbit High Speed SPI Serial Flash Memory

512K (65,536 x 8)

## AT25F512A

Rev. 3345F-FLASH-11/06

http://www.kttic.com






### **Absolute Maximum Ratings\***

Operating Temperature	40°C to +85°C
Storage Temperature	–65°C to +150°C
Voltage on Any Pin with Respect to Ground	1.0V to +5.0V
Maximum Operating Voltage	4.2V
DC Output Current	5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



#### Figure 1. Block Diagram

#### **Table 2.** Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 20 MHz,  $V_{CC} = +3.6V$  (unless otherwise noted)

Symbol	Test Conditions	Мах	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (SO)	8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub>	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

#### Table 3. DC Characteristics<sup>(1)</sup>

Applicable over recommended operating range from:  $T_{AI} = -40$  to +85°C,  $V_{CC} = +2.7$  to +3.6V,  $T_{AC} = 0$  to +70°C,  $V_{CC} = +2.7$  to +3.6V (unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
$V_{CC}$	Supply Voltage		2.7		3.6	V
I <sub>CC1</sub>	Supply Current	V <sub>CC</sub> = 3.6V at 33 MHz, SO = Open Read		10.0	15.0	mA
I <sub>CC2</sub>	Supply Current	V <sub>CC</sub> = 3.6V at 33 MHz, SO = Open Write		25.0	35.0	mA
I <sub>SB</sub>	Standby Current	$\frac{V_{CC}}{HOLD} = 2.7V, \overline{CS} = V_{CC}; SCK, SI, \overline{WP}, HOLD = 0V \text{ or } V_{CC}$		2.0	10.0	μA
I	Input Leakage	V <sub>IN</sub> = 0V or V <sub>CC</sub>	-3.0		3.0	μA
I <sub>OL</sub>	Output Leakage	$V_{IN}$ = 0V or $V_{CC}$ , $T_{AI}$ = -40°C to 85°C	-3.0		3.0	μA
$V_{IL}^{(2)}$	Input Low Voltage		-0.6		V <sub>CC</sub> x 0.3	V
$V_{IH}^{(2)}$	Input High Voltage		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 0.15 \text{ mA}$			0.2	V
V <sub>OH</sub>	Output High Voltage	2.7V ≤ V <sub>CC</sub> ≤ 3.6V I <sub>OH</sub> = −100 μA	V <sub>CC</sub> – 0.2			V

Notes: 1. Preliminary - subject to change

2.  $V_{IL}$  and  $V_{IH}$  max are reference only and are not tested.





# KTTIC http://www.kttic.comel

 Table 4.
 AC Characteristics (Preliminary - Subject to Change)

Applicable over recommended operating range from  $T_{AI} = -40$  to +85°C,  $V_{CC} = +2.7$  to +3.6V  $C_L = 1$  TTL Gate and 30 pF (unless otherwise noted)

Symbol	Parameter	Min	Тур	Max	Units
f <sub>SCK</sub>	SCK Clock Frequency	0		33	MHz
t <sub>RI</sub>	Input Rise Time			20	ns
t <sub>FI</sub>	Input Fall Time			20	ns
t <sub>wH</sub>	SCK High Time	9			ns
t <sub>WL</sub>	SCK Low Time	9			ns
t <sub>cs</sub>	CS High Time	25			ns
t <sub>css</sub>	CS Setup Time	25			ns
t <sub>CSH</sub>	CS Hold Time	10			ns
t <sub>su</sub>	Data In Setup Time	5			ns
t <sub>H</sub>	Data In Hold Time	5			ns
t <sub>HD</sub>	Hold Setup Time	15			ns
t <sub>CD</sub>	Hold Time	15			ns
t <sub>v</sub>	Output Valid			9	ns
t <sub>HO</sub>	Output Hold Time	0			ns
t <sub>LZ</sub>	Hold to Output Low Z			200	ns
t <sub>HZ</sub>	Hold to Output High Z			200	ns
t <sub>DIS</sub>	Output Disable Time			100	ns
t <sub>EC</sub>	Erase Cycle Time per Sector			1.1	s
t <sub>SR</sub>	Status Register Write Cycle Time			60	ms
t <sub>BPC</sub>	Byte Program Cycle Time <sup>(1)</sup>		75	100	μs
Endurance <sup>(2)</sup>			10K		Write Cycles <sup>(3</sup>

Notes: 1. The programming time for n bytes will be equal to n x  $t_{BPC}$ .

2. This parameter is ensured by characterization at 3.0V, 25°C only.

3. One write cycle consists of erasing a sector, followed by programming the same sector.

4

# AT25F512A

<b>Serial Interface</b>
Description

http://www

MASTER: The device that generates the serial clock.

**SLAVE:** Because the SCK pin is always an input, the AT25F512A always operates as a slave.

**TRANSMITTER/RECEIVER:** The AT25F512A has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

**SERIAL OP-CODE:** After the device is selected with  $\overline{CS}$  going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed.

**INVALID OP-CODE:** If an invalid op-code is received, no data will be shifted into the AT25F512A, and the serial output pin (SO) will remain in a high impedance state until the falling edge of  $\overline{CS}$  is detected again. This will reinitialize the serial communication.


**CHIP SELECT:** The AT25F512A is selected when the  $\overline{CS}$  pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state.

**HOLD:** The HOLD pin is used in conjunction with the CS pin to select the AT25F512A. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

**WRITE PROTECT:** The AT25F512A has a write lockout feature that can be activated by asserting the WP pin. When the lockout feature is activated, locked-out sectors will be read only. The write protect pin will allow normal read/write operations when held high. When the WP is brought low and WPEN bit is "1", all write operations to the status register are inhibited. WP going low while CS is still low will interrupt a write to the status register. If the internal status register write cycle has already been initiated, WP going low will have no effect on any write operation to the status register. The WP pin function is blocked when the WPEN bit in the status register is "0". This will allow the user to install the AT25F512A in a system with the WP pin tied to ground and still be able to write to the status register. All WP pin functions are enabled when the WPEN bit is set to "1".



# KTTIC http://www.kttic.comar



#### Figure 2. SPI Serial Interface

# Functional Description

http://www.

The AT25F512A is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6800 type series of microcontrollers.

The AT25F512A utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 5. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low transition.

Write is defined as program and/or erase in this specification. The commands Program, Sector Erase, Chip Erase, and WRSR are write instructions for AT25F512A.

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Latch
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 X011	Read Data from Memory Array
PROGRAM	0000 X010	Program Data into Memory Array
SECTOR ERASE	0101 X010	Erase One Sector in Memory Array
CHIP ERASE	0110 X010	Erase All Sectors in Memory Array
RDID	0001 X101	Read Manufacturer and Product ID

Table 5. Instruction Set for the AT25F512A

**WRITE ENABLE (WREN):** The device will power up in the write disable state when  $V_{CC}$  is applied. All write instructions must therefore be preceded by the WREN instruction.

**WRITE DISABLE (WRDI):** To protect the device against inadvertent writes, the WRDI instruction <u>disables</u> all write commands. The WRDI instruction is independent of the status of the WP pin.

**READ STATUS REGISTER (RDSR):** The RDSR instruction provides access to the status register. The Ready/Busy and write enable status of the device can be determined by the RDSR instruction. Similarly, the block write protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction. During internal write cycles, all other commands will be ignored except the RDSR instruction.

Table 6. Status Register Format

	0						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN	Х	Х	Х	Х	BP0	WEN	RDY

http://www.kttic.com



# KTTIC http://www.kttic.comel

Bit	Definition		
Bit 0 (RDY)	Bit $0 = "0"$ ( $\overline{RDY}$ ) indicates the device is ready. Bit $0 = "1"$ indicates the write cycle is in progress.		
Bit 1 (WEN)	Bit $1 = "0"$ indicates the device <i>is not</i> write enabled. Bit $1 = "1"$ indicates the device is write enabled.		
Bit 2 (BP0)	See Table 8.		
Bits 3-6 are "0"s who	en device is not in an internal write cycle.		
Bit 7 (WPEN)	See Table 9.		
Bits 0–7 are "1"s dur	ing an internal write cycle.		

#### Table 7. Read Status Register Bit Definition

**READ PRODUCT ID (RDID):** The RDID instruction allows the user to read the manufacturer and product ID of the device. The first byte after the instruction will be the manufacturer code (1FH = ATMEL), followed by the device code, 65H.

WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select two levels of protection for the AT25F512A. The AT25F512A is divided into two sectors where all of the memory sectors can be protected (locked out) from write. Any of the locked-out sectors will therefore be read only. The locked-out sectors and the corresponding status register control bits are shown in Table 8.

The two bits, BP0 and WPEN, are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN,  $t_{WC}$ , RDSR).

Status Register Bits	AT25F512A				
BP0	Array Addresses Locked Out	Locked-out Sector(s)			
0	None	None			
1	000000-00FFFF	All sectors (1–2)			

 Table 8.
 Block Write Protect Bits

The WRSR instruction also allows the user to enable or disable the  $\overline{\text{WP}}$  pin through the use of the WPEN bit. Hardware write protection is enabled when the WP pin is low and the WPEN bit is "1". Hardware write protection is disabled when either the  $\overline{\text{WP}}$  pin is high or the WPEN bit is "0." When the device is hardware write protected, writes to the status register, including the block protect bit and the WPEN bit, and the locked-out sectors in the memory array are disabled. The WRSR instruction is self-timed to automatically erase and program BP0 and WPEN bits. In order to write the status register, the device must first be write enabled via the WREN instruction. Then, the instruction and data for the two bits are entered. During the internal write cycle, all instructions will be ignored except RDSR instructions. The AT25F512A will automatically return to write disable state at the completion of the WRSR cycle.

Note: When the WPEN bit is hardware write protected, it cannot be changed back to "0" as long as the WP pin is held low.

8

WPEN	WP	WEN	ProtectedBlocks	UnprotectedBlocks	Status Register
0	х	0	Protected	Protected	Protected
0	х	1	Protected	Writeable	Writeable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writeable	Protected
Х	High	0	Protected	Protected	Protected
Х	High	1	Protected	Writeable	Writeable

 Table 9.
 WPEN Operation

**READ (READ):** Reading the AT25F512A via the SO pin requires the following sequence. After the CS line is pulled low to select a device, the Read instruction is transmitted via the SI line followed by the three-byte address to be read (see Table 10 on page 10). Upon completion, any data on the SI line will be ignored. The data (D7–D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the CS line should be driven high after the data comes out. The Read instruction can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address, allowing the entire memory to be read in one continuous READ instruction.

**PROGRAM (PROGRAM):** In order to program the AT25F512A, two separate instructions must be executed. First, the CS line is pulled low to select the device, the device must be write enabled via the WREN instruction. Then, the Program instruction can be executed.

The Program instruction requires the following sequence. After the  $\overline{CS}$  line is pulled low to select the device, the PROGRAM instruction is transmitted via the SI line followed by the three-byte address and the data (D7–D0) to be programmed (see Table 10 on page 10). Programming will start after the  $\overline{CS}$  pin is brought high. The low-to-high transition of the  $\overline{CS}$  pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit (assuming mode 0 operation). During an internal self-timed programming cycle, all commands will be ignored except the RDSR instruction.

The Ready/Busy status of the device can be determined by initiating a RDSR instruction. If Bit 0 = "1", the program cycle is still in progress. If Bit 0 = "0", the program cycle has ended. Only the RDSR instruction is enabled during the program cycle.

A single PROGRAM instruction programs 1 to 128 consecutive bytes within a page if it is not write protected. The starting byte could be anywhere within the page. When the end of the page is reached, the address will wrap around to the beginning of the same page. If the data to be programmed are less than a full page, the data of all other bytes on the same page will remain unchanged. If more than 128 bytes of data are provided, the address counter will roll over on the same page and the previous data provided will be replaced. The same byte cannot be reprogrammed without erasing the whole sector first. The AT25F512A will automatically return to the write disable state at the completion of the program cycle.

Note: If the device is not write enabled (WREN), the device will ignore the WRITE instruction and will return to the standby state when  $\overline{CS}$  is brought high. A new  $\overline{CS}$  falling edge is required to re-initiate the serial communication.



# KTTIC http://www.kttic.comer\_

#### Table 10. Address Key

Address	AT25F512A		
A <sub>N</sub>	A <sub>15</sub> - A <sub>0</sub>		
Don't Care Bits	A <sub>23</sub> – A <sub>16</sub>		

**SECTOR ERASE (SECTOR ERASE):** Before a byte can be reprogrammed, the sector containing the byte must be erased. In order to erase the AT25F512A, two separate instructions must be executed. First, the device must be write enabled via the WREN instruction. Then the SECTOR ERASE instruction can be executed.

#### Table 11. Sector Addresses

Sector Address	AT25F512A Sector
000000 to 007FFF	Sector 1
008000 to 00FFFF	Sector 2

The Sector Erase instruction erases every byte in the selected sector if the device is not locked out. Sector address is automatically determined if any address within the sector is selected. The SECTOR ERASE instruction is internally controlled; it will automatically be timed to completion. During this time, all commands will be ignored except RDSR instruction. The AT25F512A will automatically return to the WRDI state at the completion of the sector erase cycle.

**CHIP ERASE (CHIP ERASE):** As an alternative to the Sector Erase, the Chip Erase instruction will erase every byte in both sectors if the device is not locked out. First, the device must be write enabled via the WREN instruction. Then the Chip Erase instruction can be executed. The Chip Erase instruction is internally controlled; it will automatically be timed to completion. The chip erase cycle time typically is 2 seconds. During the internal erase cycle, all instructions will be ignored except RDSR. The AT25F512A will automatically return to the WRDI state at the completion of the chip erase cycle.

AT25F512A

### Timing Diagrams (for SPI Mode 0 (0, 0))

http://www.

**/**++i





Figure 3. Synchronous Data Timing









# KTTIC http://www.kttic.comer\_


Figure 6. RDSR Timing












http://www.kttic

T25F512A






X = Don't Care bit





# KTTIC http://www.kttic.comer\_





### **Ordering Information**

Ordering Code	Package	Operation Range
AT25F512AN-10SH-2.7	8S1	Lead-free/Halogen-free/NiPdAu Lead Finish
AT25F512AY4-10YH-2.7	8Y4	Industrial Temperature
		(–40 to 85°C)

# KTTIC


Package Type			
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)		
8Y4	8-lead, 6.00 mm x 4.90 mm Body, Dual Footprint, Non-leaded, Small Array Package (SAP)		
	Options		
<b>-2.7</b>	Low-voltage (2.7 to 3.6V)		



# KTTIC http://www.kttic.comat\_

### **Packaging Information**


### 8S1 – SOIC



16



8Y4 – SAP







### **Revision History**

Document No.	Comments
3345F	Removed preliminary status"

# KTTIC

18 AT25F512A

http://www.kattire.woon